

Proceedings

**Design, Automation and
Test in Europe**

Munich, Germany

March 6 - 10, 2006

Volume 1 of 3

Sponsored by the European Design and Automation Association, The EDA Consortium,
The IEEE Computer Society TTTC, ECSI, ACM SIGDA, RAS

CD-ROM Published by



Copyright © 2006 by EDAA.

ISBN 3-9810801-1-4

IEEE Catalog No.: 06EX1285

ACM Order Number 478061

Additional copies may be ordered from <http://www.acm.org>

Editorial production by Kathy Preas

CD-ROM Published by



TABLE OF CONTENTS

DATE Executive Committee	xxi
Technical Program Chairs	xxii
DATE Sponsor Committee	xxiv
Technical Program Committee	xxv
Reviewers	xxviii
Foreword	xxxii
Best Paper Awards	xxxvi
Tutorials	xxxvii

1A: Allocation and Scheduling for MPSoCs and NoCs

Moderators: P. Eles, Linkoping U, SE; D. Atienza, DACYA/Madrid Complutense U, ES	
Communication-Aware Allocation and Scheduling Framework for Stream-Oriented Multi-Processor Systems-on-Chip	1
<i>M. Ruggiero, A. Guerri, D. Bertozi, F. Poletti, and M. Milano</i>	
Efficient Link Capacity and QoS Design for Network-on-Chip	7
<i>Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar and A. Kolodny</i>	
Supporting Task Migration in Multi-Processor Systems-on-Chip: A Feasibility Study	13
<i>S. Bertozi, A. Acquaviva, D. Bertozi, and A. Poggiali</i>	

1B: Power Grid and Large Interconnect Network Analysis

Moderators: L. Daniel, MIT, US; L. M. Silveira, TU Lisbon and INESC, PT	
Time Domain Model Order Reduction by Wavelet Collocation Method	19
<i>X. Zeng, L. Feng, Y. Su, W. Cai, D. Zhou, C. Chiang</i>	
Large Power Grid Analysis Using Domain Decomposition	25
<i>Q. Zhou, K. Sun, K. Mohanram and D. C. Sorensen</i>	
Analysis and Modeling of Power Grid Transmission Lines	31
<i>J. Balachandran, S. Brebels, G. Carchon, T. Webers, W. De Raedt, B. Nauwelaers, and E. Beyne</i>	
A Logarithmic Full-Chip Thermal Analysis Algorithm Based on Multi-Layer Green's Function	37
<i>B. Wang and P. Mazumder</i>	

Interactive Presentation

Large Scale RLC Circuit Analysis Using RLCG-MNA Formulation.....	43
<i>Y. Tanji, T. Watanabe, H. Kubota and H. Asai</i>	

1C: On-Line Testing and Fault Tolerance

Moderators: R. Galivanche, Intel Corporation, US; M. Goessel, Potsdam U, DE	
Soft Delay Error Analysis in Logic Circuits	45
<i>B. Gill, C. Papachristou and F. Wolff</i>	
A Built-In Redundancy-Analysis Scheme for RAMS with 2D Redundancy Using 1D Local Bitmap	51
<i>T.-W. Tseng, J.-F. Li and D.-M. Chang</i>	
Analysis of the Impact of Bus Implemented EDCs on On-Chip SSN	57
<i>D. Rossi, C. Steiner and C. Metra</i>	
Optimal Periodic Testing of Intermittent Faults in Embedded Pipelined Processor Applications	63
<i>N. Kranitis, A. Merentitis, N. Laoutaris, G. Theodorou, A. Paschalis, D. Gizopoulos and C. Halatsis</i>	

Interactive Presentation

Berger Code-Based Concurrent Error Detection in Asynchronous Burst-Mode Machines	69
<i>S. Almukhaizim and Y. Makris</i>	

1D: Chip Design Records

Moderators: G. De Micheli, EPFL, CH; R. Zafalon, STMicroelectronics, IT	
Two-Phase Resonant Clocking for Ultra-Low-Power Hearing Aid Applications	71
<i>F. Carbone, F. Buergin, N. Felber, H. Kaeslin and W. Fichtner</i>	
A Network-On-Chip with 3gbps/Wire Serialized On-Chip Interconnect Using Adaptive Control Schemes	77
<i>S.-J. Lee, K. Kim, H. Kim, N. Cho and H.-J. Yoo</i>	
A Single Photon Avalanche Diode Array Fabricated in Deep-Submicron CMOS Technology	79
<i>C. Niclass, M. Sergio and E. Charbon</i>	

1E: Embedded Tutorial – Model Based Design and Test*Organiser/Moderator: W. Mueller, Paderborn U, DE*

MATLAB/Simulink for Automotive Systems Design	85
<i>J. Friedman</i>	
Model-Based Development of In-Vehicle Software	87
<i>M. Conrad and H. Doerr</i>	
Model-Based Testing of Automotive Electronics	89
<i>K. Lamberg</i>	
Designing Signal Processing Systems for FPGAs	90
<i>J. Heighton</i>	
From UML/SysML to Matlab/Simulink: Current State and Future Perspectives	91
<i>Y. Vanderperren and W. Dehaene</i>	

1F: Transaction Level Modelling Based Validation*Moderators: F. Fummi, Verona U, IT; I. Harris, UC Irvine, US*

An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles	92
<i>E. Viaud, F. Pêcheux and A. Greiner</i>	
Exploiting TLM and Object Introspection for System-Level Simulation	98
<i>G. Beltrane, D. Sciuto, C. Silvano, D. Lyonnard and C. Pilkington</i>	
Efficient Assertion Based Verification Using TLM	104
<i>A. Habibi, S. Tahar, A. Samarah, D. Li and O. A. Mohamed</i>	
Constructing Portable Compiled Instruction-Set Simulators -- An ADL-Driven Approach	110
<i>J. D'Errico and W. Qin</i>	

2A: Application-Specific Network on Chip Design*Moderators: M. Coppola, STMicroelectronics, FR; B. Candaele, Thales Communications, FR*

A Methodology for Mapping Multiple Use-Cases onto Networks on Chips	116
<i>S. Murali, M. Coenen, A. Radulescu, K. Goossens, and G. De Micheli</i>	
Contrasting a NoC and a Traditional Interconnect Fabric with Layout Awareness	122
<i>F. Angiolini, P. Meloni, S. Carta, L. Benini and L. Raffo</i>	
A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures	128
<i>K. Srinivasan and K. S. Chatha</i>	

Interactive Presentation

A Dynamically Reconfigurable Packet-Switched Network-on-Chip	134
<i>T. Pionteck, C. Albrecht and R. Koch</i>	

2B: Methods and Tools for Systematic Analogue Design*Moderators: T. Ifstroem, Robert Bosch GmbH, DE; E. Martens, KU Leuven, BE*

Arbitrary Design of High Order Noise Transfer Function for a Novel Class of Reduced-Sample-Rate Sigma-Delta-Pipeline ADCs	136
<i>V. Majidzadeh and O. Shouei</i>	
Systematic and Optimal Design of CMOS Two-Stage Opamps with Hybrid Cascode Compensation	142
<i>M. Yavari, O. Shoaei and A. Rodriguez-Vazquez</i>	
Systematic Stability-Analysis Method for Analog Circuits	148
<i>G. Vandersteen, S. Bronckers, P. Dobrovolny and Y. Rolain</i>	
ALAMO: An Improved Sigma-Space Based Methodology for Modeling Process Parameter Variations in Analog Circuits	154
<i>H. Zhang, Y. Zhao and A. Doboli</i>	

Interactive Presentation

A Synthesis Tool for Power-Efficient Base-Band Filter Design	160
<i>V. Giannini, P. Nuzzo, F. De Bernardinis, J. Craninckx, B. Come, S. D'Amico and A. Baschirotto</i>	

2C: Soft Error Analysis and Concurrent Testing*Moderators: S. Piestrak, Metz U, FR; D. Gizopoulos, Pireaus U, GR*

An Efficient Static Algorithm for Computing the Soft Error Rates of Combinational Circuits	162
<i>R. Rao, K. Chopra, D. Blaauw and D. Sylvester</i>	
Low-Cost and Highly Reliable Detector for Transient and Crosstalk Faults Affecting FPGA Interconnects	168
<i>M. Omaña, J. M. Cazeaux; D. Rossi and C. Metra</i>	

Evaluating Coverage of Error Detection Logic for Soft Errors Using Formal Methods	174
---	-----

U. Krautz, M. Pflanz, C. Jacobi, H. W. Tast, K. Weber and H. T. Vierhaus

Soft-Error Classification and Impact Analysis on Real-Time Operating Systems	180
--	-----

N. Ignat, B. Nicolescu, Y. Savaria and G. Nicolescu

2D: System Design Records

Moderators: R. Lauwereins, IMEC, BE; J. Becker, Karlsruhe U, DE

40Gbps De-Layered Silicon Protocol Engine for TCP Record	186
--	-----

H. Shrikumar

A Reconfigurable HW/SW Platform for Computation Intensive High-Resolution Real-Time Digital Film Applications	192
---	-----

A. do Carmo Lucas, S. Heithecker, P. Rueffer, R. Ernst, H. Rueckert, G. Wischermann, K. Gebel, R. Fach, W. Huther, S. Eichner and G. Scheller

Disclosing the LDPC Code Decoder Design Space	198
---	-----

T. Brack, F. Kienle and N. Wehn

2E: Application-Specific Architectures

Moderators: E. M. Panainte, TU Delft, NL; S. Vassiliadis, TU Delft, NL

Automating Processor Customisation: Optimised Memory Access and Resource Sharing	204
--	-----

R. Dimond, O. Mencer and W. Luk

Automatic Identification of Application-Specific Functional Units with Architecturally Visible Storage	210
--	-----

P. Biswas, N. Dutt, P. Jenne and L. Pozzi

Combining Algorithm Exploration with Instruction Set Design: A Case Study in Elliptic Curve Cryptography	216
--	-----

J. Groszschaedl, P. Jenne, L. Pozzi, S. Tillich and A. K. Verma

Simultaneously Improving Code Size, Performance, and Energy in Embedded Processors	222
--	-----

A. Zmily and C. Kozyrakis

2F: System Level Performance Analysis

Moderators: E. Villar, Cantabria U, ES; T. Schattkowsky, Paderborn U, DE

Quantitative Analysis of Transaction Level Models for the AMBA Bus	228
--	-----

G. Schirner and R. Doemer

Combining Simulation and Formal Methods for System-Level Performance Analysis	234
---	-----

S. Kuenzli, F. Poletti, L. Benini and L. Thiele

Formal Performance Analysis and Simulation of UML/SysML Models for ESL Design	240
---	-----

A. Viehl, T. Schoenwald, O. Bringmann and W. Rosenstiel

Performance Evaluation for System-on-Chip Architectures Using Trace-Based Transaction Level Simulation	246
--	-----

T. Wild, A. Herkersdorf and R. Ohlendorf

3A: IIOT TOPIC – 'Network': the Next 'Big Idea' in Design? Network Paradigms in Systems, Sensors, and Silicon

Organiser: R. Rutenbar, Carnegie Mellon U, US

Moderator: J. Cohn, IBM Microelectronics, US

Is "Network" the Next "Big Idea" in Design?	252
---	-----

R. Marculescu, J. Rabaey and A. Sangiovanni-Vincentelli

3B: Advances in Verification and Synthesis for Analogue Design Automation

Moderators: G. Vandersteen, IMEC, BE; L. Hedrich, Frankfurt U, DE

Verifying Analog Oscillator Circuits Using Forward/Backward Abstraction Refinement	255
--	-----

G. Frehse, B. H. Krogh and R. A. Rutenbar

Efficient AC Analysis of Oscillators Using Least-Squares Methods	261
--	-----

T. Mei and J. Roychowdhury

Double-Strength CAFFEINE: Fast Template-Free Symbolic Modeling of Analog Circuits	267
---	-----

via Implicit Canonical Form Functions and Explicit Introns

T. McConaghy and G. Gielen

Top-Down Heterogeneous Synthesis of Analog and Mixed-Signal Systems	273
---	-----

E. Martens and G. Gielen

Interactive Presentations

Nonlinear Model Order Reduction Using Remainder Functions	279
---	-----

J. A. Martinez, S. P. Levitan and D. M. Chiarulli

Efficient Temperature-Dependent Symbolic Sensitivity Analysis and Symbolic Performance Evaluation in Analog Circuit Synthesis . 281
H. Yang and R. Venuri

3C: Advanced SoC Test Scheduling

Moderators: R. Dorsch, IBM Deutschland Entwicklung GmbH, DE; E. Larsson, Linkoping U, SE

Hierarchy-Aware and Area-Efficient Test Infrastructure Design for Core-Based System Chips	283
<i>A. Sehgal, S. K. Goel, E. J. Marinissen and K. Chakrabarty</i>	
Power Constrained and Defect-Probability Driven SoC Test Scheduling with Test Set Partitioning.....	289
<i>Z. He, Z. Peng and P. Eles</i>	
Power-Constrained Test Scheduling for Multi-Clock Domain SoCs.....	295
<i>T. Yoneda, K. Masuda and H. Fujiwara</i>	
Reuse-Based Test Access and Integrated Test Scheduling for Network-on-Chip.....	301
<i>C. Liu, Z. Link and D. K. Pradhan</i>	

Interactive Presentation

A Design for Failure Analysis (DFFA) Technique to Ensure Incorruptible Signatures	307
<i>S. Kundu</i>	

3D: Design Methodologies for Emerging Technologies

Moderators: G. Stromberg, Infineon Technologies, DE; C. Paulus, Siemens, DE

Test Generation for Combinational Quantum Cellular Automata (QCA) Circuits	309
<i>P. Gupta, N. K. Jha and L. Lingappan</i>	
Analysis and Synthesis of Quantum Circuits by Using Quantum Decision Diagrams.....	315
<i>A. Abdollahi and M. Pedram</i>	
Droplet Routing in the Synthesis of Digital Microfluidic Biochips	321
<i>F. Su, W. Hwang and K. Chakrabarty</i>	
Priority Scheduling in Digital Microfluidics-Based Biochips.....	327
<i>A. J. Ricketts, K. Irick, N. Vijaykrishnan and M. J. Irwin</i>	

Interactive Presentations

A Hybrid Framework for Design and Analysis of Fault-Tolerant Architectures.....	333
<i>D. Bhaduri, S. Shukla, D. Coker, V. Taylor, P. Graham and M. Gokhale</i>	
Optical Routing for 3D System-on-Package	335
<i>J. R. Minz, S. Thyagaraja and S. K. Lim</i>	

3E: Processor and Memory Design

Moderators: P. Ienne, EPFL Lausanne, CH; T. Austin, The U of Michigan, US

Distributed Loop Controller Architecture for Multi-Threading in Uni-Threaded VLIW Processors	337
<i>P. Raghavan, A. Lambrechts, M. Jayapala, F. Catthoor and D. Verkest</i>	
Compositional, Efficient Caches for a Chip Multi-Processor	343
<i>A. M. Molnos, M. J. M. Heijligers, S. D. Cotofana and J. T. J. Van Eijndhoven</i>	
Efficient Design Space Exploration of High Performance Embedded Out-of-Order Processors.....	349
<i>S. Eyerman, L. Eeckhout and K. De Bosschere</i>	
Application-Specific Reconfigurable XOR-Indexing to Eliminate Cache Conflict Misses	355
<i>H. Vandierendonck, P. Manet and J.-D. Legat</i>	

3F: Spatial and Temporal Mapping for Reconfigurable Computing

Moderators: P. Lysaght, Xilinx, US; W. Luk, Imperial College London, UK

A Spatial Mapping Algorithm for Heterogeneous Coarse-Grained Reconfigurable Architectures.....	361
<i>M. Ahn, J. W. Yoon, Y. Paek, Y. Kim, M. Kiemb and K. Choi</i>	
Compiler-Driven FPGA-Area Allocation for Reconfigurable Computing	367
<i>E. M. Panainte, K. Bertels and S. Vassiliadis</i>	
Temporal Partitioning for Image Processing Based on Time-Space Complexity in Reconfigurable Architectures.....	373
<i>P. S. Brandão do Nascimento and M. E. de Lima</i>	
System-Level Scheduling on Instruction Cell Based Reconfigurable Systems.....	379
<i>Y. Yi, I. Nousias , M. Milward, S. Khawam, T. Arslan and I. Lindsay</i>	

4A: EMBEDDED TUTORIAL – DFM/DFY Design for Manufacturability and Yield – Influence of Process Variations and Increased Defect Sensitivity in Digital, Analogue and Mixed-Signal Circuit Design

Organisers: M. Buehler, IBM Deutschland Entwicklung GmbH, DE; A. Ripp, MunEDA GmbH, DE

Moderator: A. Ripp, MunEDA GmbH, DE

DFM/DFY Design for Manufacturability and Yield – Influence of Process Variations in Digital, Analog and Mixed-Signal Circuit Design	385
<i>M. Buehler, J. Koehl, J. Bickford, J. Hibbeler, U. Schlichtmann, R. Sommer, M. Pronath and A. Ripp</i>	

4B: Analogue and Mixed-Signal Design

Moderators: M. Glesner, TU Darmstadt, DE; D. Leenaerts, Philips Research Labs, NL

Systematic Methodology for Designing Reconfigurable FGfU Modulator Topologies for Multimode Communication	397
<i>Y. Wei, H. Tang and A. Doboli</i>	
Double-Sampling Single-Loop Sigma-Delta Modulator Topologies for Broadband Applications	397
<i>M. Yavari, O. Shoaei and A. Rodriguez-Vazquez</i>	
A 10 GHz 15-dB Four-Stage Distributed Amplifier in 0.18 µm CMOS Process	403
<i>K. K. Moez and M. I. Elmasry</i>	

Interactive Presentation

Bootstrapped Full-Swing CMOS Driver for Low Supply Voltage Operation	408
<i>J. Garcia, J. A. Montiel-Nelson and S. Nooshabadi</i>	

4C: Processor Self-Test and Fault Diagnosis

Moderators: H. Obermeir, Infineon Technologies, DE; N. Nicolici, McMaster U, CA

An Effective Technique for Minimizing the Cost of Processor Software-Based Diagnosis In SoCs	410
<i>P. Bernardi, E. Sánchez, M. Schillaci, G. Squillero and M. Sonza Reorda</i>	
Timing-Reasoning-Based Delay Fault Diagnosis	416
<i>K. Yang and K.-T. Cheng</i>	
Multiple-Fault Diagnosis Based on Single-Fault Activation and Single-Output Observation	422
<i>Y.-C. Lin and K.-T. Cheng</i>	
Software-Based Self-Test of Processors under Power Constraints	428
<i>J. Zhou and H.-J. Wunderlich</i>	

Interactive Presentation

Diagnosis of Defects on Scan Enable and Clock Trees	434
<i>Y. Huang and K. Gallie</i>	

4E: Scheduling for Real-Time and Energy

Moderators: S. Baruah, North Carolina U Chapel Hill, US; G. Fohler, Malardalen U, SE

Lock-Free Synchronization for Dynamic Embedded Real-Time Systems	436
<i>H. Cho, B. Ravindran and E. D. Jensen</i>	
Performance Analysis of Greedy Shapers in Real-Time Systems	442
<i>E. Wandeler, A. Maxaguine and L. Thiele</i>	
Improved Offset-Analysis Using Multiple Timing-References	448
<i>R. Henia and R. Ernst</i>	
Procrastinating Voltage Scheduling with Discrete Frequency Sets	454
<i>Z. Lu, Y. Zhang, M. Stan, J. Lach and K. Skadron</i>	

4F: System Level Modelling and Simulation

Moderators: G. Martin, Tensilica, US; P. Pop, Linkoping University, SE

Communication and Co-Simulation Infrastructure for Heterogeneous System Integration	460
<i>G. Yang, X. Chen, F. Balarin, H. Hsieh and A. Sangiovanni-Vincentelli</i>	
A SW Performance Estimation Framework for Early System-Level-Design Using Fine-Grained Instrumentation	466
<i>T. Kempf, K. Karuri, S. Wallentowitz, G. Ascheid, R. Leupers and H. Meyr</i>	
A Unified System-Level Modeling and Simulation Environment for MPSoC Design: MPEG-4 Decoder Case Study	472
<i>V. Reyes, W. Kruijtzer, T. Bautista, G. Alkadi and A. Nuñez</i>	

Interactive Presentation

Task-Accurate Performance Modeling in SystemC for Real-Time Multi-Processor Architectures	478
<i>M. Streubuehr, J. Falk, C. Haubelt, J. Teich, R. Dorsch and T. Schlipf</i>	

4G: HOT TOPIC: System Level Design of SoC (4G Wireless Special Day)

Organisers: H. Meyr, RWTH Aachen U, DE and CoWare Inc; G. Fettweis, TU Dresden, DE

Moderator: O. Schliebusch, CoWare Inc, DE

Distributed Object Models for Multi-Processor SoC's, with Application to Low-Power Multimedia Wireless Systems	480
<i>P. G. Paulin, C. Pilkington, M. Langevin, E. Bensoudane, O. Benny, D. Lyonnard, B. Lavigeuer and D. Lo</i>	
Virtual Prototyping of Embedded Platforms for Wireless and Multimedia.	486
<i>T. Kogel and M. Braun</i>	
Application Specific NoC Design	489
<i>L. Benini</i>	

5A: Power-Efficient Hardware/Software Architectures

Moderators: J. Henkel, Karlsruhe U, DE; D. Liu, Linkoping U, SE

Automatic Insertion of Low Power Annotations in RTL for Pipelined Microprocessors	494
<i>V. Viswanath, J. A. Abraham and W. A. Hunt Jr.</i>	
Power Analysis of Mobile 3D Graphics.	500
<i>B. Mochocki, K. Lahiri and S. Cadambi</i>	
Automatic Run-Time Selection of Power Policies for Operating Systems	506
<i>N. Pettis, J. Ridenour and Y.-H. Lu</i>	
Energy Reduction by Workload Adaptation in a Multi-Process Environment	512
<i>C. Xian and Y.-H. Lu</i>	

Interactive Presentation

Dynamic Bit-Width Adaptation in DCT: Image Quality Versus Computation Energy Trade-Off	518
<i>J. Park, J. H. Choi and K. Roy</i>	

5B: Timing and Noise Analysis

Moderators: P. Feldmann, IBM T J Watson Research Center, US; E. Beyne, IMEC, BE

Bus Stuttering: An Encoding Technique to Reduce Inductive Noise in Off-Chip Data Transmission	520
<i>B. J. LaMeres and S. P. Khatri</i>	
Statistical Timing Analysis with Path Reconvergence and Spatial Correlations.	526
<i>L. Zhang, Y. Hu and C.C-P. Chen</i>	
Non-Gaussian Statistical Interconnect Timing Analysis	531
<i>S. Abbaspour, H. Fatemi and M. Pedram</i>	
Cell Delay Analysis Based on Rate-of-Current Change	537
<i>S. Nazarian and M. Pedram</i>	

Interactive Presentation

A Practical Method to Estimate Interconnect Responses to Variabilities	543
<i>F. Liu</i>	

5C: PANEL SESSION – Test and Reliability Challenges in Automotive Microelectronics

Organisers: H.-J. Wunderlich, Stuttgart U, DE; P. van Staa, Robert Bosch GmbH, DE

Moderator: C. Sebeke, Robert Bosch GmbH, DE

<i>Panellists: C. Jung, BMW Group, DE; K. Harbich, Robert Bosch GmbH, DE; S. Fuchs, Credence Systems GmbH, DE;</i>	
<i>J. Schwarz, DaimlerChrysler AG, DE; P. Goehner, Stuttgart U, DE</i>	
Test and Reliability Challenges in Automotive Microelectronics	545
<i>C. Jung, K. Harbich, S. Fuchs, J. Schwarz and P. Goehner</i>	

5E: EMBEDDED TUTORIAL AND PANEL – Communication Methods and Networking in Automotive Systems

Organisers/Moderators: J. Becker, Karlsruhe U, DE; J. Bortolazzi, DaimlerChrysler AG, DE

Exploring Trade-offs between Centralized versus Decentralized Automotive Architectures Using a Virtual Integration Environment	546
<i>S. Kanajan, H. Zeng, C. Pinello and A. Sangiovanni-Vincentelli</i>	
Management of Complex Automotive Communication Networks	552
<i>T. Weber</i>	
AutoVision- Flexible Processor Architecture for Video-Assisted Driving	554
<i>A. Herkersdorf, W. Stechle</i>	
Domain Specific Model Driven Design for Automotive Electronic Control Units.	555
<i>K. D. Mueller-Glaser</i>	

Electric and Electronic Vehicle Architecture Assessment	556
<i>P. Degardins</i>	
Automotive Semi-Conductor Trend and Challenges	557
<i>P. Leteinturier</i>	
5F: System Level Modelling	
<i>Moderators: W. Mueller, C-LAB/Paderborn U, DE; A. Gerstlauer, UC Irvine, US</i>	
A Systematic IP and Bus Subsystem Modeling for Platform-Based System Design	558
<i>J. Um, W.-C. Kwon, S. Hong, Y.-T. Kim, K.-M. Choi, J.-T. Kong, S.-K. Eo and T. Kim</i>	
Heterogeneous Behavioral Hierarchy for System Level Designs	563
<i>H. D. Patel, S. K. Shukla and R.A. Bergamaschi</i>	
Design with Race-Free Hardware Semantics	569
<i>P. Schaumont, S. Shukla and I. Verbauwhede</i>	
Interactive Presentations	
Comfortable Modeling of Complex Reactive Systems	575
<i>S. Prochnow and R. von Hanxleden</i>	
Faster Exploration of High Level Design Alternatives Using UML for Better Partitions	577
<i>W. Ahmed and D. Myers</i>	
5G: HOT TOPIC: Architectures and NoC (4G Wireless Special Day)	
<i>Organisers: H. Meyr, RWTH Aachen U, DE and CoWare Inc; G. Fettweis, TU Dresden, DE</i>	
<i>Moderator: G. Ascheid, RWTH Aachen U, DE</i>	
A Design Flow for Configurable Embedded Processors Based on Optimized Instruction Set Extension Synthesis	579
<i>R. Leupers, K. Karuri, S. Kraemer and M. Pandey</i>	
Energy Efficiency vs. Programmability Trade-off: Architectures and Design Principles	585
<i>J.P. Robelly, H. Seidel, K. C. Chen and G. Fettweis</i>	
Advanced Receiver Algorithms for MIMO Wireless Communication	591
<i>A. Burg, M. Borgmann, M. Wenk, C. Studer and H. Boelcskei</i>	
5K: Keynote	
Organiser/Moderator: H. Meyr, CoWare, DE	
Next Generation Architectures Can Dramatically Reduce the 4G Deployment Cycle	597
<i>D. Shaver</i>	
6A: Low Power Embedded Architectures and Platforms	
<i>Moderators: J. Haid, Infineon Technologies, DE; R. Zafalon, STMicroelectronics, IT</i>	
Automatic ADL-Based Operand Isolation for Embedded Processors	598
<i>A. Chattopadhyay, B. Geukes, D. Kammler, E. M. Witte, O. Schliebusch, H. Ishebabi, R. Leupers, G. Ascheid and H. Meyr</i>	
Power/Performance Hardware Optimization for Synchronization Intensive Applications in MPSoCs	604
<i>M. Monchiero, G. Palermo, C. Silvano and O. Villa</i>	
An Analytical State Dependent Leakage Power Model for FPGAs	610
<i>A. Kumar and M. Anis</i>	
Smart Bit-Width Allocation for Low Power Optimization in a SystemC Based ASIC Design Environment	616
<i>A. Mallik, D. Sinha, P. Banerjee and H. Zhou</i>	
Interactive Presentation	
Value-Based Bit Ordering for Energy Optimization of On-Chip Global Signal Buses	622
<i>K. Sundaresan and N. R. Mahapatra</i>	
6B: Transistor and Gate Level Simulation	
<i>Moderators: F. Gaffiot, Ecole Centrale de Lyon, FR; M. Zwolinski, Southampton U, UK</i>	
Modeling Multiple Input Switching of CMOS Gates in DSM Technology Using HDMR	624
<i>J. Sridharan and T. Chen</i>	
A Signal Theory Based Approach to the Statistical Analysis of Combinatorial Nanoelectronic Circuits	630
<i>O. Soffke, P. Zipf, T. Murgan and M. Glesner</i>	
Using Conjugate Symmetries to Enhance Gate-Level Simulations	636
<i>P. M. Maurer</i>	

Interactive Presentation

HDL Models of Ferromagnetic Core Hysteresis Using Timeless Discretisation of the Magnetic Slope	642
<i>H. Al-Junaid and T. Kazmierski</i>	

6C: SoC Targeted Mixed-Signal Test Solutions

Moderators: E. J. Marinissen, Philips Research, NL; A. Rueda, Seville U/IMSE-CNM, ES

An RF Improved Loopback for Test Time Reduction	644
<i>M. Negreiros, L. Carro and A. A. Susin</i>	
Test Scheduling with Thermal Optimization for Network-on-Chip Systems Using Variable-Rate On-Chip Clocking	650
<i>C. Liu and V. Iyengar</i>	
Online RF Checkers for Diagnosing Multi-Gigahertz Automatic Test Boards on Low Cost ATE Platforms	656
<i>G. Srinivasan, F. Taenzler and A. Chatterjee</i>	
Pseudorandom Functional BIST for Linear and Nonlinear MEMS	662
<i>A. Dhayni, S. Mir, L. Rufer and A. Bounceur</i>	

Interactive Presentation

On-Chip 8GHz Non-Periodic High-Swing Noise Detector	668
<i>M. Abbas, M. Ikeda and K. Asada</i>	

6E: System Optimisation with Embedded Software

Moderators: M. Broy, TU Munich, DE; J. Sztipanovits, ISIS – Vanderbilt U, US

Battery-Aware Code Partitioning for a Text to Speech System	670
<i>A. Lahiri, A. Basu, M. Choudhury and S. Mitra</i>	
Performance Optimization for Energy-Aware Adaptive Checkpointing in Embedded Real-Time Systems	676
<i>Z. Li, H. Chen and S. Yu</i>	
Software Annotations for Power Optimization on Mobile Devices	682
<i>R. Cornea, A. Nicolau and N. Dutt</i>	
Dynamic Partitioning of Processing and Memory Resources in Embedded MPSoC Architectures	688
<i>L. Xue, O. Ozturk, F. Li, M. Kandemir and I. Kolcu</i>	

Interactive Presentations

Activity Clustering for Leakage Management in SPMs	694
<i>M. Kandemir, G. Chen, F. Li, M. J. Irwin and I. Kolcu</i>	
Adaptive Data Placement in an Embedded Multiprocessor Thread Library	696
<i>P. Stanley-Marbell, K. Lahiri and A. Raghunathan</i>	

6F: Communication-Centric System-Level Synthesis for MPSoC

Moderators: J. Madsen, TU Denmark, DK; J. Teich, Erlangen-Nuremberg U, DE

COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC	698
<i>S. Pasricha and N. Dutt</i>	
Synthesis of Fault-Tolerant Schedules with Transparency/Performance Trade-Offs for Distributed Embedded Systems	704
<i>V. Izosimov, P. Pop, P. Eles and Z. Peng</i>	
Communication Architecture Optimization: Making the Shortest Path Shorter in Regular Networks-on-Chip	710
<i>U. Y. Ogras, R. Marculescu, H. G. Lee and N. Chang</i>	
Buffer Space Optimisation with Communication Synthesis and Traffic Shaping for NoCs	716
<i>S. Manolache, P. Eles and Z. Peng</i>	

Interactive Presentation

Cooptimization of Interface Hardware and Software for I/O Controllers	722
<i>K. J. Lin, S. H. Huang and S. C. Fang</i>	

6G: HOT TOPIC: Cross Disciplinary Aspects (4G Wireless Special Day)

Organisers: H. Meyr, RWTH Aachen U, DE and CoWare Inc, US; G. Fettweis,

Moderator: L. Gaszi, Infineon, DE

Cross Disciplinary Aspects	724
<i>T. G. Noll and U. Lambrette</i>	
SoC – Fuelling the Hopes of the Mobile Industry	725
<i>U. Lambrette</i>	

7A: Techniques for Architecture Exploration and Characterisation

Moderators: F. Balarin, Cadence Berkeley Laboratories, US; H. Hsieh, UC Riverside, US

Integrated Data Relocation and Bus Reconfiguration for Adaptive System-on-Chip Platforms	726
<i>K. Sekar, K. Lahiri, A. Raghunathan and S. Dey</i>	
FPGA Architecture Characterization for System Level Performance Analysis.	732
<i>D. Densmore, A. Donlin and A. Sangiovanni-Vincentelli</i>	
Dynamic Data Type Refinement Methodology for Systematic Performance-Energy Design Exploration of Network Applications	738
<i>A. Bartzas, S. Mamagkakis, G. Poulikis, D. Atienza, F. Catthoor, D. Soudris and A. Thanailakis</i>	
Customization of Application Specific Heterogeneous Multi-Pipeline Processors.	744
<i>S. Radhakrishnan, H. Guo and S. Parameswaran</i>	

Interactive Presentations

Impact of Bit-Width Specification on the Memory Hierarchy for a Real-Time Video Processing System	750
<i>B. Thornberg and M. O'Nils</i>	
Efficient Factorization of DSP Transforms Using Taylor Expansion Diagram.	752
<i>J. Guillot, E. Boutillon, Q. Ren, M. Ciesielski, D. Gomez-Prado and S. Askar</i>	

7B: Clocks and Routing

Moderators: P. Groeneveld, TU Eindhoven, NL; A. Kuehlmann, Cadence Berkeley Laboratories, US

Integrated Placement and Skew Optimization for Rotary Clocking	754
<i>G. Venkataraman, J. Hu, F. Liu and C.-N. Sze</i>	
Associative Skew Clock Routing for Difficult Instances	760
<i>M.-S. Kim and J. Hu</i>	
Efficient Timing-Driven Incremental Routing for VLSI Circuits Using DFS and Localized Slack-Satisfaction Computations.	766
<i>S. Dutt and H. Arslan</i>	

7C: Reliability Issues for Nanotechnology Circuits

Moderators: D. Pradhan, Bristol U, UK; K. Chakrabarty, Duke U, US

Defect Tolerance of QCA Tiles	772
<i>J. Huang, M. Momenzadeh and F. Lombardi</i>	
Temporal Performance Degradation under NBTI: Estimation and Design for Improved Reliability of Nanoscale Circuits.	778
<i>B. C. Paul, K. Kang, H. Kufluoglu, M. A. Alam and K. Roy</i>	
Novel Designs for Thermally Robust Coplanar Crossing in QCA	784
<i>S. Bhanja, M. Ottavi, F. Lombardi and S. Pontarelli</i>	

Interactive Presentation

Designing MRF Based Error Correcting Circuits for Memory Elements	790
<i>K. Nepal, R. I. Bahar, J. Mundy, W. R. Patterson and A. Zaslavsky</i>	

7E: Architectures for Predictable Real-Time Computing and Communication

Moderators: P. Puschner, TU Vienna, AT; S. Goddard, Nebraska U Lincoln, US

A Time-Triggered Ethernet (TTE) Switch	792
<i>K. Steinhammer, P. Grillinger, A. Ademaj and H. Kopetz</i>	
A Time Predictable Java Processor.	798
<i>M. Schoeberl</i>	
Optimizing the Generation of Object-Oriented Real-Time Embedded Applications Based on the Real-Time Specification for	804
<i>M. A. Wehrmeister, C. E. Pereira and L. B. Becker</i>	

7F: Modern Decision Procedures

Moderators: G. Cabodi, Politecnico di Torino, IT; R. Drechsler, Bremen U, DE

Quantifier Structure in Search Based Procedures for QBFs	810
<i>E. Giunchiglia, M. Narizzano and A. Tacchella</i>	
Strong Conflict Analysis for Propositional Satisfiability.	816
<i>H. S. Jin and F. Somenzi</i>	
Equivalence Verification of Arithmetic Datapaths with Multiple Word-Length Operands.	822
<i>N. Shekhar, P. Kalla and F. Enescu</i>	

7G: TUTORIAL SESSION – Applications, Architectures, Design Methodology and Tools for MPSoC

Speakers: G. Fettweis, TU Dresden, DE; H. Meyr, RWTH Aachen U, DE and CoWare Inc

4G Applications, Architectures, Design Methodology and Tools for MPSoC	828
--	-----

7H: Thermal Aspects of Low Power Design

Moderators: C. Silvano, Politecnico di Milano, IT; M. Poncino, Politecnico di Torino, IT

Thermal Resilient Bounded Skew Clock Tree Optimization Methodology	830
A. Chakraborty, P. Sithambaram, K. Duraisami, A. Macii, E. Macii and M. Poncino	
Exploring “Temperature-Aware” Design in Low-Power MPSoCs	836
G. Paci, P. Marchal, F. Polett and L. Benini	
Adaptive Chip-Package Thermal Analysis for Synthesis and Design	842
Y. Yang, Z. Gu, C. Zhu, L. Shang and R.P. Dick	
On-Chip Bus Thermal Analysis and Optimization	848
F. Wang, Y. Xie, N. Vijaykrishnan and M. J. Irwin	

8A: Leakage and Dynamic Power Aware Logic Design

Moderators: E. Schmidt, ChipVision Design Systems, DE; A. Bogliolo, Urbino U, IT

Ultralow Power Computing with Sub-Threshold Leakage: A Comparative Study of Bulk and SOI Technologies	854
A. Raychowdhury, B.C. Paul, S. Bhunia and K. Roy	
Low Power Synthesis of Dynamic Logic Circuits Using Fine-Grained Clock Gating	860
N. Banerjee, K. Roy, H. Mahmoodi and S. Bhunia	
Enabling Fine-Grain Leakage Management by Voltage Anchor Insertion	866
P. Babighian, L. Benini, A. Macii and E. Macii	

Interactive Presentations

Automated Exploration of Pareto-Optimal Configurations in Parameterized Dynamic Memory Allocation for Embedded Systems	872
S. Mamagakis, D. Atienza, C. Pouyet, F. Catthoor, D. Soudris and J. M. Mendias	
A Control Theoretic Approach to Run-Time Energy Optimization of Pipelined Processing in MPSoCs	874
A. Alimonda, A. Acquaviva, S. Carta and A. Pisano	

8B: Advanced Topics in Physical Design

Moderators: J. Koehl, IBM, DE; F. Johannes, TU Munich, DE

3D Floorplanning with Thermal Vias	876
E. Wong and S. K. Lim	
Timing-Driven Cell Layout De-Compaction for Yield Optimization by Critical Area Minimization	882
T. Iizuka, M. Ikeda and K. Asada	
Lens Aberration Aware Timing-Driven Placement	888
A. B. Kahng, C.-H. Park, P. Sharma and Q. Wang	

8C: Advances in Defect Modelling and Detection

Moderators: M. Renovell, LIRMM, FR; C. Hawkins, New Mexico U, US

On Test Conditions for the Detection of Open Defects	894
B. Kruseman and M. Heiligers	
A Compact Model to Identify Delay Faults Due to Crosstalk	900
J. L. Rossello and J. Segura	
Generation of Broadside Transition Fault Test Sets That Detect Four-Way Bridging Faults	905
I. Pomeranz and S. M. Reddy	
Extraction of Defect Density and Size Distributions from Wafer Sort Test Results	911
J. E. Nelson, T. Zanon, R. Desineni, J. G. Brown, N. Patil, W. Maly and R. D. Blanton	

8E: Code and Data Layout Optimisations for Embedded Software

Moderators: J. Teich, Erlangen-Nuremberg U, DE; H. van Someren, ACE Associated Compiler Experts, NL

An Interprocedural Code Optimization Technique for Network Processors Using Hardware Multi-Threading Support	917
H. Scharwaechter, M. Hohenauer, R. Leupers, G. Ascheid and H. Meyr	
An Integrated Scratch-Pad Allocator for Affine and Non-Affine Code	923
S. Udayakumaran and R. Barua	
Dynamic Scratch-Pad Memory Management for Irregular Array Access Patterns	929
G. Chen, O. Ozturk, M. Kandemir and M. Karakoy	

Restructuring Field Layouts for Embedded Memory System	935
<i>K. Shin, J. Kim, S. Kim and H. Han</i>	

Interactive Presentations

Power-Aware Compilation for Embedded Processors with Dynamic Voltage Scaling and Adaptive Body Biasing Capabilities	941
<i>P.-K. Huang and S. Ghiasi</i>	
Dynamic Code Overlay of SDF-Modeled Programs on Low-End Embedded Systems	943
<i>H.-W. Park, K. Oh, S. Park, M.-M. Sim, and S. Ha</i>	

8F: Advanced Reconfigurable Architectures and Applications

Moderators: S. Vernalde, IMEC, BE; K. Bertels, TU Delft, NL

optiMap: A Tool for Automated Generation of NoC Architectures Using Multi-Port Routers for FPGAs	945
<i>B. Sethuraman and R. Vemuri</i>	
Hardware Efficient Architectures for Eigenvalue Computation	951
<i>Y. Liu, C.-S. Bouganis, P. Y. K. Cheung, P. H. W. Leong and S. J. Motley</i>	
Memory Centric Thread Synchronization on Platform FPGAs	957
<i>C. Kulkarni and G. Brebner</i>	
A Parallel Configuration Model for Reducing the Run-Time Reconfiguration Overhead	963
<i>Y. Qu, J.-P. Soininen and J. Nurmi</i>	

8G: HOT TOPIC - Introduction to and Applications for Wireless Sensor Networks (WSN) –

(Wireless Sensor Networks Special Day)

Organiser/Moderator: C. Enz, CSEM, CH

Wireless Sensor Networks and Beyond	969
<i>P. J. M. Havinga</i>	
The Ultra Low-Power WiseNET System	970
<i>A. El-Hoyidi, C. Arm, R. Caseiro, S. Cserveny, J.-D. Decotignie, C. Enz, F. Giroud, S. Gyger, E. Leroux, T. Melly, V. Peiris, F. Pengg, P.-D. Pfister, N. Raemy, A. Ribordy, D. Ruffieux and P. Volet</i>	
Fast Prototyping Using the BTnode Platform	976
<i>J. Beutel</i>	

9A: Leakage-Aware Circuit Design

Moderators: M. Miranda, IMEC, BE; A. Macii, Politecnico di Torino, IT

Circuit-Aware Device Design Methodology for Nanometer Technologies: A Case Study for Low Power SRAM Design	982
<i>Q. Chen, S. Mukhopadhyay, A. Bansal and K. Roy</i>	
Architectural and Technology Influence on the Optimal Total Power Consumption	988
<i>C. Schuster, J.-L. Nagel, C. Piguet and P.-A. Farine</i>	
Reducing the Sub-Threshold and Gate-Tunneling Leakage of SRAM Cells Using Dual-Vt and Dual-Tox Assignment	994
<i>B. Ameliard, F. Fallah and M. Pedram</i>	
Exploiting Data-Dependent Slack Using Dynamic Multi-VDD to Minimize Energy Consumption in Datapath Circuits	1000
<i>K. R. Gandhi and N. R. Mahapatra</i>	

9B: Coverage Based Validation

Moderators: J. Marques-Silva, Southampton U, UK; E. M. Aboulhamid, Montreal U, CA

On the Evaluation of Transactor-Based Verification for Reusing TLM Assertions and Testbenches at RTL	1006
<i>N. Bombieri, F. Fummi and G. Pravadelli</i>	
Functional Verification Methodology Based on Formal Interface Specification and Transactor Generation	1012
<i>F. Balarin and R. Passerone</i>	
A Coverage Metric for the Validation of Interacting Processes	1018
<i>I. G. Harris</i>	
New Methods and Coverage Metrics for Functional Verification	1024
<i>V. Jeriniç, J. Langer, U. Heinkel and D. Mueller</i>	

Interactive Presentation

Classification Trees for Random Tests and Functional Coverage	1030
<i>A. Krupp and W. Mueller</i>	

9C: Test Data Compression

<i>Moderators: J. Schloeffel, Philips Semiconductors, DE; H. T. Vierhaus, Cottbus U, DE</i>	
Efficient Test-Data Compression for IP Cores Using Multilevel Huffman Coding	1032
<i>X. Kavousianos, E. Kalligeros and D. Nikолос</i>	
Functional Constraints vs. Test Compression in Scan-Based Delay Testing.	1038
<i>I. Polian and H. Fujiwara</i>	
Concurrent Core Test for SoC Using Shared Test Set and Scan Chain Disable	1044
<i>G. Zeng and H. Ito</i>	

Interactive Presentations

Efficient Unknown Blocking Using LFSR Reseeding.	1050
<i>S. Wang, K. J. Balakrishnan and S. T. Chakradhar</i>	
Coverage Loss by Using Space Compactors in Presence of Unknown Values.	1052
<i>M. C.-T. Chao, S. Wang, S. T. Chakradhar, W. Wei and K.-T. Cheng</i>	

9E: Resource Constrained Scheduling

<i>Moderators: S. Baruah, North Carolina U, US; H. van Someren, ACE Associated Compiler Experts, NL</i>	
Online Energy-Aware I/O Device Scheduling for Hard Real-Time Systems	1054
<i>H. Cheng and S. Goddard</i>	
Multiprocessor Synthesis for Periodic Hard Real-Time Tasks under a Given Energy Constraint	1060
<i>H.-R Hsu, J.-J. Chen and T.-W. Kuo</i>	
Scheduling under Resource Constraints Using Dis-Equations	1066
<i>H. Cherroun, A. Darte and P. Feautrier</i>	
Scalable Performance-Energy Trade-Off Exploration of Embedded Real-Time Systems on Multiprocessor	1072
<i>Z. Ma and F. Catthoor</i>	

9F: Sequential Optimisation, Clocking and Boolean Matching

<i>Moderators: T. Shiple, Synopsys, FR; R. Drechsler, Bremen U, DE</i>	
Building a Better Boolean Matcher and Symmetry Detector	1078
<i>D. Chai and A. Kuehlmann</i>	
Optimizing Sequential Cycles through Shannon Decomposition and Retiming	1084
<i>C. Soviani, O. Tardieu and S. A. Edwards</i>	
Efficient Incremental Clock Latency Scheduling for Large Circuits.	1090
<i>C. Albrecht</i>	
Analyzing Timing Uncertainty in Mesh-Based Clock Architectures.	1096
<i>S. M. Reddy, G. R. Wilke and R. Murgai</i>	

9G: HOT TOPIC - Design, Verification, Deployment and Test of WSN Systems

<i>Organiser/Moderator: J. Rabaey, UC Berkeley, US</i>	
Deploying Networks Based on TinyOS	
<i>D. Culler</i>	
Platform-Based Design for Wireless Sensor Networks for Industrial Applications	1102
<i>A. Bonivento, L. P. Carloni and A. Sangiovanni-Vincentelli</i>	
An Environment for Controlled Experiments with In-House Sensor Networks	1108
<i>V. Handziski, A. Koepke, A. Willig and A. Wolisz</i>	

9K: Keynote

<i>Organiser/Moderator: C. Enz, CSEM, CH</i>	
Hogthrob: Towards a Sensor Network Infrastructure for Sow Monitoring.	1109
<i>P. Bonnet, M. Leopold and K. Madsen</i>	

10A: Power Reduction at Circuit Level

<i>Moderators: C. Pigueat, CSEM, CH; P. Maurine, LIRMM, FR</i>	
Ultra Efficient (Embedded) SoC Architectures Based on Probabilistic CMOS (PCMOS) Technology.	1110
<i>L. N. Chakrapani, B. E. S. Akgul, S. Cheemalavagu, P. Korkmaz, K. V. Palem and B. Seshasayee</i>	
Minimizing Ohmic Loss and Supply Voltage Variation Using a Novel Distributed Power Supply Network.	1116
<i>M. Budnik and K. Roy</i>	
An Ultra Low-Power TLB Design.	1122
<i>Y.-J. Chang</i>	

Determining the Optimal Timeout Values for a Power-Managed System Based on the Theory of Markovian Processes: Offline and Online Algorithms.....	1128
<i>P. Rong and M. Pedram</i>	
10B: Semi-Formal Validation Methods	
<i>Moderators: M. Lajolo, NEC Labs, US; A. Fedeli, STMicroelectronics, IT</i>	
A Formal Model and Efficient Traversal Algorithm for Generating Testbenches for Verification of IEEE Standard Floating Point Division	1134
<i>D. W. Matula and L. D. McFearin</i>	
On the Relation between Simulation-Based and SAT-Based Diagnosis	1139
<i>G. Fey, S. Safarpour, A. Veneris and R. Drechsler</i>	
An Integrated Open Framework for Heterogeneous MPSoC Design Space Exploration	1145
<i>F. Angiolini, J. Ceng, R. Leupers, F. Ferrari, C. Ferri and, L. Benini</i>	
Parallel Co-Simulation Using Virtual Synchronization with Redundant Host Execution.....	1151
<i>D. Kim, S. Ha and R. Gupta</i>	
Interactive Presentation	
An Efficient and Portable Scheduler for RTOS Simulation and its Certified Integration to SystemC.....	1157
<i>H. Nakamura, N. Sato and N. Tabuchi</i>	
10C: Testing Memories, FPGAs and Networks-on-a-Chip	
<i>Moderators: J. Leenstra, IBM Boeblingen, DE; C. Papachristou, Case Western Reserve U, US</i>	
Minimizing Test Power in SRAM through Reduction of Pre-Charge Activity	1159
<i>L. Dilillo, P. Rosinger, B. M. Al-Hashimi and P. Girard</i>	
Efficient On-Line Interconnect Testing in FPGAs with Provable Detectability for Multiple Faults	1165
<i>V. Suthar and S. Dutt</i>	
A Concurrent Testing Method for NoC Switches	1171
<i>M. Hosseinpabady, A. Banaiyan, M. N. Bojnordi and Z. Navabi</i>	
Interactive Presentation	
A Secure Scan Design Methodology	1177
<i>D. Hély, F. Bancel, M.-L. Flottes and B. Rouzeyre</i>	
10E: Architectural Level Synthesis	
<i>Moderators: F. Ferrandi, Politecnico di Milano, IT; E. De Kock, Philips Research, NL</i>	
RAS-NANO: A Reliability-Aware Synthesis Framework for Reconfigurable Nanofabrics	1179
<i>C. He and M. F. Jacome</i>	
Layout Driven Data Communication Optimization for High Level Synthesis	1185
<i>R. Kastner, W. Gong, X. Hao, F. Brewer, A. Kaplan, P. Brisk and M. Sarrafzadeh</i>	
Physical-Aware Simulated Annealing Optimization of Gate Leakage in Nanoscale Datapath Circuits	1191
<i>S. P. Mohanty, R. Velagapudi and E. Kouglanos</i>	
Automatic Generation of Operation Tables for Fast Exploration of Bypasses in Embedded Processors.....	1197
<i>S. Park, A. Shrivastava, N. Dutt, E. Earlie, A. Nicolau and Y. Paek</i>	
Interactive Presentation	
High Level Synthesis of Higher Order Continuous Time State Variable Filters with Minimum Sensitivity and Hardware Count.....	1203
<i>S. Pandit, S. Kar, C. Mandal and A. Patra</i>	
10F: Advances in State Space Exploration	
<i>Moderators: E. Giunchiglia, Genova U, IT; A. Tacchella, DIST – Genova U, IT</i>	
Disjunctive Image Computation for Embedded Software Verification	1205
<i>C. Wang, Z. Yang, F. Ivanaiç and A. Gupta</i>	
Distance-Guided Hybrid Verification with GUIDO.....	1211
<i>S. Shyam and V. Bertacco</i>	
What Lies between Design Intent Coverage and Model Checking?	1217
<i>S. Das, P. Basu, P. Dasgupta and P. P. Chakrabarti</i>	

Interactive Presentations

On the Numerical Verification of Probabilistic Rewriting Systems	1223
<i>J. Ben Hassen and S. Tahar</i>	
Avoiding False Negatives in Formal Verification for Protocol-Driven Blocks	1225
<i>G. Fey, D. Grosse and R. Drechsler</i>	

10G: PANEL SESSION - Compelling Challenges in Wireless Sensor Network Research

Moderator: Jan Rabaey, UC Berkeley, US

11A: TUTORIAL AND PANEL SESSION – Low-Power Design Tools:

Are EDA Vendors Taking this Matter Seriously?

Organisers: E. Macii, Politecnico di Torino, IT; M. Casale-Rossi, Synopsys Inc, IT

Panel Moderator: G. De Micheli, EPFL Lausanne, CH

Low-Power Design Tools: Are EDA Vendors Taking this Matter Seriously?	1227
<i>E. Macii, M. Pedram, D. Friebel, R. Aitken, A. Domic and R. Zafalon</i>	

11B: System Level Verification

Moderators: V. Bertacco, The U of Michigan, US; R. Bloem, Inst for Software Tech Graz, AT

Formal Verification of SystemC Designs Using a Petri-Net Based Representation	1228
<i>D. Karlsson, P. Eles and Z. Peng</i>	

Monolithic Verification of Deep Pipelines with Collapsed Flushing	1234
<i>R. Kane, P. Manolios and S. K. Srinivasan</i>	

Functional Test Generation Using Property Decompositions for Validation of Pipelined Processors	1240
<i>H.-M. Koo and P. Mishra</i>	

Proven Correct Monitors from PSL Specifications	1246
<i>K. Morin-Allory and D. Borrione</i>	

11C: Memory Testing and Test Set Improvement

Moderators: B. Straube, FhG IIS/EAS Dresden, DE; I. Pomeranz, Purdue U, US

Space of DRAM Fault Models and Corresponding Testing	1252
<i>Z. Al-Ars, S. Hamdioui and A. J. van de Goor</i>	

Automatic March Tests Generations for Static Linked Faults in SRAMs	1258
<i>A. Benso, A. Bosio, S. Di Carlo, G. Di Natale and P. Prinetto</i>	

Test Compaction for Transition Faults under Transparent-Scan	1264
<i>I. Pomeranz and S. M. Reddy</i>	

Test Set Enrichment Using a Probabilistic Fault Model and the Theory of Output Deviations	1270
<i>Z. Wang, K. Chakrabarty and M. Goessel</i>	

11E: Reliable Microarchitectures

Moderators: T. Austin, The U of Michigan, US; S. Vassiliadis, TU Delft, NL

Vulnerability Analysis of L2 Cache Elements to Single Event Upsets	1276
<i>H. Asadi, V. Sridharan, M. B. Tahoori and D. Kaeli</i>	

Area-Efficient Error Protection for Caches	1282
<i>S. Kim</i>	

Microarchitectural Floorplanning under Performance and Thermal Tradeoff	1288
<i>M. Healy, M. Vittes, M. Ekpanyapong, C. Ballapuram, S. K. Lim, H.-H. S. Lee and G. H. Loh</i>	

11F: Progress in Logic and Arithmetic Circuit Optimisation

Moderators: R. Hermida, Madrid Complutense U, ES; T. Shiple, Synopsys, FR

Optimizing High Speed Arithmetic Circuits Using Three-Term Extraction	1294
<i>A. Hosangadi, F. Fallah and R. Kastner</i>	

Efficient Minimization of Fully Testable 2-SPP Networks	1300
<i>A. Bernasconi, V. Ciriani, R. Drechsler and T. Villa</i>	

Pre-Synthesis Optimization of Multiplications to Improve Circuit Performance	1306
<i>R. Ruiz-Sautua, M. C. Molina, J. M. Mendias and R. Hermida</i>	

Crosstalk-Aware Domino Logic Synthesis	1312
<i>Y.-Y. Liu and T. T. Hwang</i>	

11G: MPSoC Modelling and Design

Moderators: R. Ernst, TU Braunschweig, DE; P. Ienne, EPFL IC LAP, CH

TRAIN: A Virtual Transaction Layer Architecture for TLM-Based HW/SW Codesign of Synthesizable MPSoC	1318
<i>W. Klingauf, H. Gaedke, R. Guenzel</i>	
Configurable Multiprocessor Platform with RTOS for Distributed Execution of UML 2.0 Designed Applications	1324
<i>T. Arpinen, P. Kukkala, E. Salminen, M. Hännikäinen and T. D. Hämäläinen</i>	
ASIP-Based Multiprocessor SOC Design for Simple and Double Binary Turbo Decoding	1330
<i>O. Muller, A. Baghdadi and M. Jézéquel</i>	

4D: Secure and Security Systems

Moderators: B. Kasser, STMicroelectronics, FR; G. Bertoni, STMicroelectronics, IT

Architectures for Efficient Face Authentication in Embedded Systems	1336
<i>N. Aaraj, S. Ravi, A. Raghunathan and N. K. Jha</i>	
Software Implementation of Tate Pairing over GF(2 ^m)	1342
<i>G. Bertoni, L. Breveglieri, P. Fragneto, G. Pelosi and L. Sportiello</i>	
Optimization of Regular Expression Pattern Matching Circuits on FPGA	1347
<i>C.-H. Lin, C.-T. Huang, C.-P. Jiang and S. C. Chang</i>	
Satisfiability-Based Framework for Enabling Side-Channel Attacks on Cryptographic Software	1353
<i>N. R. Potlapally, A. Raghunathan, S. Ravi, N. K. Jha and R. B. Lee</i>	
An 830mW, 586kbps 1024-Bit RSA Chip Design	1359
<i>C. Yeh, E.-F. Hsu, K.-W. Cheng, J.-S. Wang and N.-J. Chang</i>	
Platform Independent Debug Port Controller Architecture with Security Protection for Multi-Processor System-on-Chip ICs	1365
<i>D. Akselrod, A. Ashkenazi and Y. Amon</i>	

5D: Reconfigurable Computing

Moderators: C. Heer, Infineon Technologies, DE; H. Blume, TU Aachen, DE

Automated Conversion from LUT-Based FPGA to a LUT-Based MPGA with Fast Turnaround Time	1371
<i>F.-J. Veredas, M. Schepler and H.-J. Pfleiderer</i>	
Energy-Efficient FPGA Interconnect Design	1377
<i>M. Meijer, R. Krishnan and M. Bennebroek</i>	
A New Approach to Compress the Configuration Information of Programmable Devices	1383
<i>M. Martina, G. Masera, A. Molino, F. Vacca, L. Sterpone and M. Violante</i>	
Design and Implementation of a Rendering Algorithm in a SIMD Reconfigurable Architecture (MorphoSys)	1387
<i>J. Davila, A. de Torres, J. M. Sanchez, M. Sanchez-Elez, N. Bagherzadeh and F. Rivera</i>	
Application Specific Instruction Processor Based Implementation of a GNSS Receiver on an FPGA	1393
<i>G. Kappen and T. G. Noll</i>	
A Methodology for FPGA to Structured-ASIC Synthesis and Verification	1399
<i>M. Hutton, R. Yuan, J. Schleicher, G. Baeckler, S. Cheung, K. K. Chua and H. K. Phoon</i>	

6D: Specification and Verification

Moderators: M. de Marinis, SensorDynamics, DE; D. Strle, Ljubljana U, SL

Synthesis of System Verilog Assertions	1405
<i>S. Das, R. Mohanty, P. Dasgupta and P. P. Chakrabarti</i>	
Generating Finite State Machines from SystemC	1411
<i>A. Habibi, H. Moinudeen and S. Tahar</i>	
Flexible Specification and Application of Rule-Based Transformations in an Automotive Design Flow	1417
<i>J. H. Oetjens, J. Gerlach and W. Rosenstiel</i>	
A Mixed-Signal Verification Kit for Verification of Analogue-Digital Circuits	1423
<i>G. Bonfini, M. Chiavacci, R. Mariani and F. Pescari</i>	
A Complete and Fully Qualified Design Flow for Verification of Mixed-Signal SoC with Embedded Flash Memories	1429
<i>P. Daglio</i>	
Software-Friendly IIW/SW Co-Simulation: An Industrial Case Study	1435
<i>J. Noguera, L. Baldez, N. Simon and L. Abello</i>	

7D: Wireless Communication and Networking

Moderators: C. Grassmann, Infineon Technologies, DE; W. Mueller, C-LAB/Paderborn U, DE

Modeling and Simulation of Mobile Gateways Interacting with Wireless Sensor Networks	1441
<i>F. Fummi, D. Quaglia, F. Ricciati and M. Turolla</i>	

A Hardware-Engine for Layer-2 Classification in Low-Storage, Ultra-High Bandwidth Environments	1447
<i>V. Papaefstathiou and I. Papaefstathiou</i>	
ASIP Architecture for Multi-Standard Wireless Terminals	1453
<i>D. Lo Iacono, J. Zory, E. Messina, N. Piazzese, G. Saia and A. Bettinelli</i>	
Interconnection Framework for High-Throughput, Flexible LDPC Decoders	1459
<i>F. Quaglio, F. Vacca, C. Castellano, A. Tarable and G. Masera</i>	
Low Cost LDPC Decoder for DVB-S2	1465
<i>J. Dielissen, A. Hekstra and V. Berg</i>	
3dID: A Low-Power, Low-Cost Hand Motion Capture Device	1471
<i>M. Sama, V. Pacella, E. Farella, L. Benini and B. Riccò</i>	

8D: HOT TOPIC – Industrially Proving SPIRIT Consortium Standards for Design Chain Integration

Organiser/Moderator: C. K. Lennard, ARM Ltd, UK

Industrially Proving SPIRIT Consortium Standards for Design Chain Integration	1477
<i>V. Berman, S. Fazzari, M. Indovina, C. Ussery, M. Strik, J. Wilson, O. Florent, F. Rémond, P. Bricaud</i>	

9D: On Chip Communication Networks

Moderators: K. Goossens, Philips Research, NL; M. Coppola, STMicroelectronics, FR

Networks on Chips for High-End Consumer-Electronics TV System Architectures	1483
<i>F. Steenhof, H. Duque, B. Nilsson, K. Goossens and R. Peset Llopis</i>	
Simulation and Analysis of Network on Chip Architectures: Ring, Spidergon and 2D Mesh	1489
<i>L. Bononi and N. Concer</i>	
GALS Networks on Chip: A New Solution for Asynchronous Delay-Insensitive Links	1495
<i>G. Campobello, M. Castano, C. Cioffi and D. Mangano</i>	
Flexible MPSoC Platform with Fast Interconnect Exploration for Optimal System Performance for a Specific Application	1501
<i>F. Dumitrascu, I. Bacivarov, L. Pieralisi, M. Bonaciu and A.A. Jerraya</i>	
STAX: Statistical Crosstalk Target Set Compaction	1507
<i>S. Nazarian, M. Pedram, S.K. Gupta and M.A. Breuer</i>	
A Fast-Lock Mixed-Mode DLL with Wide-Range Operation and Multiphase Outputs	1513
<i>K.-H. Cheung and Y.-L. Lo</i>	

10D: Automotive

Moderators: L. Fanucci, Pisa U, IT; J. Gerlach, Robert Bosch GmbH, DE

How OEMs and Suppliers Can Face the Network Integration Challenges	1518
<i>K. Richter and R. Ernst</i>	
A Practical Implementation of the Fault-Tolerant Daisy-Chain Clock Synchronization Algorithm on CAN	1524
<i>F. C. Carvalho, C. E. Pereira, E. T. Silva, Jr. and E. P. Freitas</i>	
On the Verification of Automotive Protocols	1530
<i>G. Zarri, F. Colucci, F. Dupuis, R. Mariani, M. Pasquariello, G. Risaliti and C. Tibaldi</i>	
FlexRay Transceiver in a 0.35 μm CMOS High-Voltage Technology	1536
<i>F. Baronti, P. D'Abromo, M. Knaipp, R. Minixhofer, R. Roncella, R. Saletti, , M. Schrems, R. Serventi and V. Vescoli</i>	
Space-Efficient FPGA-Accelerated Collision Detection for Virtual Prototyping	1541
<i>A. Raabe, S. Hochguertel, J. Anlauf and G. Zachmann</i>	
Mixed-Signal Design of a Digital Input Power Amplifier for Automotive Audio Applications	1547
<i>S. Saponara and P. Terreni</i>	

Interactive Presentations

Automatic SystemC Design Configuration for a Faster Evaluation of Different Partitioning Alternatives	1552
<i>N. Bannow, K. Haug and W. Rosenstiel</i>	
Multi-Sensor Configurable Platform for Automotive Applications	1554
<i>L. Serafini, F. Carrai, T. Ramacciotti and V. Zolesi</i>	

11D: Media and Signal Processing

Moderators: M. Heijligers, Philips Research, NL; L. Benini, DEIS – Bologna U, IT

Design and Implementation of a Modular and Portable IEEE 754 Compliant Floating-Point Unit	1556
<i>K. Karuri, R. Leupers, G. Ascheid, H. Meyer and M. Kedia</i>	
A Novel FPGA-Based Implementation of Time Adaptive Clustering for Logical Story Unit Segmentation	1562
<i>S. Arifin and P. Y. K. Cheung</i>	

ASIP Design and Synthesis for Non Linear Filtering in Image Processing	1568
<i>L. Fanucci, M. Cassiano, S. Saponara, D. Kammler, E. M. Witte, O. Schleibusch, G. Ascheid, R. Leupers and H. Meyr</i>	
A 124.8Msps, 15.6mW Field-Programmable Variable-Length Codec for Multimedia Applications	1574
<i>C. Yeh, C.-C. Wang, L.-C. Lee and J.-S. Wang</i>	
The Vector Fixed Point Unit of the Synergistic Processor Element of the Cell Architecture Processor	1579
<i>N. Maeding, J. Leenstra, J. Pille, R. Sautter, S. Buettner, S. Ehrenreich and W. Haller</i>	
Design and Test of Fixed-Point Multimedia Co-Processor for Mobile Applications	1584
<i>J.-H. Sohn, J. H.-Woo, J. Yoo and H.-J. Yoo</i>	
Author Index	A-1