

**2006 IEEE Symposium on  
VLSI Technology**

**13 – 15 June 2006**

**Honolulu, HI**

**Copyright © 2006 Institute of Electrical and Electronics Engineers, Inc.**

**Copyright and Reprint Permission:**

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved.

**IEEE Catalog Number:** 06CH37743

**ISBN:** 1-4244-0004-X

**Library of Congress Number:** 90-655131

## **TABLE OF CONTENTS**

### **SESSION 1: Plenary Session**

Balancing SoC Design and Technology Challenges at 45nm . . . . .	1
<i>Hans Stork</i>	
Interactive Humanoids and Androids . . . . .	3
<i>Hiroshi Ishiguro</i>	

### **SESSION 2: Advanced High K Metal Gate Stacks Integration**

Thermally Stable N-Metal Gate MOSFETs Using La-Incorporated HfSiO Dielectric . . . . .	7
<i>H.N. Alshareef, H.R. Harris, H.C. Wen, C.S. Park, C. Huffmann, K. Choi, H.F. Luan, P. Majhi, B.H. Lee, R. Jammy, D.J. Lichtenwalner, J.S. Jur, A.I. Kingon</i>	
Dual Metal Gates with Band-Edge Work Functions on Novel HfLaO High- $\kappa$ Gate Dielectric . . . . .	9
<i>X.P. Wang, C. Shen, M.-F. Li, H.Y. Yu, Y. Sun, Y.P. Feng, A. Lim, H.W. Sik, A. Chin, Y.C. Ye, P. Lo, D. L. Kwong</i>	
Advanced Dual Metal Gate MOSFETs with High-k Dielectric for CMOS Application . . . . .	11
<i>P.F. Hsu, Y.T. Hou, F.Y. Yen, V.S. Chang, P.S. Lim, C.L. Hung, L.G. Yao, J.C. Jiang, H.J. Lin, J.M. Chiou, K.M. Yin, J.J. Lee, R.L. Hwang, Y. Jin, S.M. Chang, H.J. Tao, S.C. Chen, M.S. Liang, T.P. Ma</i>	
Highly Manufacturable 45nm LSTP CMOSFETs Using Novel Dual High-k and Dual Metal Gate CMOS Integration . . . . .	13
<i>S.C. Song, Z.B. Zhang, M.M. Hussain, C. Huffman, J. Barnett, S.H. Bae, H.J. Li, P. Majhi, C.S. Park, B.S. Ju, H.K. Park, C.Y. Kang, R. Choi, P. Zeitzoff, H.H. Tseng, B.H. Lee, R. Jammy</i>	

### **SESSION 3: Advanced Flash Memory**

A 60nm NOR Flash Memory Cell Technology Utilizing Back Bias Assisted Band-to-Band Tunneling Induced Hot-Electron Injection (B4-Flash) . . . . .	15
<i>S. Shukuri, N. Ajika, M. Mihara, K. Kobayashi, T. Endoh, M. Nakashima</i>	
Fully 3-Dimensional NOR Flash Cell with Recessed Channel and Cylindrical Floating Gate – A Scaling Direction for 65nm and Beyond . . . . .	17
<i>S.-P. Sim, K.S. Kim, H.K. Lee, J.I. Han, W.H. Kwon, J.H. Han, B.Y. Lee, C. Jung, J.H. Park, D.J. Kim, D.H. Jang, W.H. Lee, C. Park, K. Kim</i>	
A 64-Cell NAND Flash Memory with Asymmetric S/D Structure for Sub-40nm Technology and Beyond . . . . .	19
<i>K.-T. Park, J. Choi, J. Sel, V. Kim, C. Kang, Y. Shin, U. Roh, J. Park, J.-S. Lee, J. Sim, S. Jeon, C. Lee, K. Kim</i>	
Multi-Level NAND Flash Memory with 63 nm-node TANOS (Si-Oxide-SiN-Al <sub>2</sub> O <sub>3</sub> -Ta <sub>N</sub> ) Cell Structure . . . . .	21
<i>C.-H. Lee, J. Choi, C. Kang, Y. Shin, J.-S. Lee, J. Sel, J. Sim, S. Jeon, B.-I. Choe, D. Bae, K. Park, K. Kim</i>	

### **SESSION 4: Advanced Gate Dielectric Reliability**

A Comparative Study of NBTI and PBTI (Charge Trapping) in SiO <sub>2</sub> /HfO <sub>2</sub> Stacks with FUSI, TiN, Re Gates . . . . .	23
<i>S. Zafar, Y.H. Kim, V. Narayanan, C. Cabral Jr., V. Paruchuri, B. Doris, J. Stathis, A. Callegari, M. Chudzik</i>	
Impact of Crystalline Phase of Ni-FUSI Gate Electrode on BTI and TDDB Reliability of HfSiON MOSFETs . . . . .	25
<i>M. Terai, T. Onizawa, S. Kotsuji, A. Toda, S. Fujieda, H. Watanabe</i>	
Impact of Polarity and Hf Concentration on Breakdown of HfSiON/SiO <sub>2</sub> Gate Dielectrics . . . . .	27
<i>M. Sato, I. Hirano, T. Aoyama, K. Sekine, T. Kobayashi, T. Yamaguchi, K. Eguchi, Y. Tsunashima</i>	
Newly Found Anomalous Gate Leakage Current (AGLC) for 65 nm Node and Beyond, and Its Countermeasure Using Nitrogen Implanted Poly-Si . . . . .	29
<i>M. Togo, T. Suzuki, E. Hasegawa, S. Koyama, T. Fukai, A. Sakakidani, S. Miyake, T. Watanabe, I. Yamamoto, M. Tanaka, Y. Kawashima, Y. Kunimune, M. Ikeda, K. Imai</i>	

### **SESSION 5: Advanced Dynamic Memory**

Highly Scalable Saddle-Fin(S-Fin) Transistor for Sub-50nm DRAM Technology . . . . .	31
<i>S.-W. Chung, S.-D. Lee, S.-A. Jang, M.-S. Yoo, K.-O. Kim, C.-O. Chung, S.Y. Cho, H.-J. Cho, L.-H. Lee, S.-H. Hwang, J.-S. Kim, B.-H. Lee, H.G. Yoon, H.-S. Park, S.-J. Baek, Y.-S. Cho, N.-J. Kwak, H.-C. Sohn, S.-C. Moon, K.-D. Yoo, J.-G. Jeong, J.-W. Kim, S.-J. Hong, S.-W. Park</i>	
A Full FinFET DRAM Core Integration Technology Using a Simple Selective Fin Formation Technique . . . . .	33
<i>M. Yoshida, J. Kahng, C. Lee, S.-M. Jang, H. Sung, K. Kim, H.-J. Kim, K.-H. Jung, W. Yang, D. Park, B.-I. Ryu</i>	
Vertex Channel Field Effect Transistor (VC-FET) Technology Featuring High Performance and Highly Manufacturable Trench Capacitor DRAM . . . . .	35
<i>M. Kido, M. Kito, R. Katsumata, M. Kondo, S. Ito, K. Matsuo, K. Miyano, I. Mizushima, M. Sato, H. Tanaka, H. Yasutake, Y. Nagata, T. Hoshino, N. Aoki, H. Aochi, A. Nitayama</i>	

Development of New TiN/ZrO <sub>2</sub> /Al <sub>2</sub> O <sub>3</sub> /ZrO <sub>2</sub> /TiN Capacitors Extendable to 45nm Generation DRAMs Replacing HfO <sub>2</sub> Based Dielectrics . . . . .	37
<i>D.-S. Kil, H.-S. Song, K.-J. Lee, K. Hong, J.-H. Kim, K.-S. Park, S.-J. Yeom, J.-S. Roh, N.-J. Kwak, H.-C. Sohn, J.-W. Kim, S.-W. Park</i>	

## SESSION 6: Non-Volatile Trapped Charge Memory

A 4-Bit Double SONOS Memory (DSM ) with 4 storage Nodes per Cell for Ultimate Multi-Bit Operation . . . . .	39
<i>C.W. Oh, S.H. Kim, N.Y. Kim, Y.L. Choi, K.H. Lee, B.S. Kim, N.M. Cho, S.B. Kim, D.-W. Kim, D. Park, B.-I. Ryu</i>	
A Novel Non-Volatile Memory Cell Using a Gated-Diode Structure with a Trapping-Nitride Storage Layer . . . . .	41
<i>W.J. Tsai, T.F. Ou, H.L. Kao, E.K. Lai, Y.Y. Liao, C.C. Yeh, T. Wang, J. Ku, C.-Y. Lu</i>	
Very Low Voltage SiO <sub>2</sub> /HfON/HfAlO/TaN Memory with Fast Speed and Good Retention . . . . .	43
<i>C.H. Lai, A. Chin, H.L. Kao, K.M. Chen, M. Hong, J. Kwo, C.C. Chi</i>	
A Highly Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory . . . . .	45
<i>E.-K. Lai, H.-T. Lue, Y.-H. Hsiao, J.-Y. Hsieh, S.-C. Lee, C.-P. Lu, S.-Y. Wang, L.-W. Yang, K.-C. Chen, J. Gong, K.-Y. Hsieh, J. Ku, R. Liu, C.-Y. Lu</i>	
A Novel Multi-Functional Silicon-On-ONO (SOONO) MOSFETs for SoC Applications : Electrical Characterization for High Performance Transistor and Embedded Memory Applications . . . . .	47
<i>C.W. Oh, S.H. Kim, N.Y. Kim, Y.L. Choi, Y.S. Lee, W.J. Jang, H.S. Lee, H.S. Park, D.-W. Kim, D. Park, B.-I. Ryu</i>	

## SESSION 7: Multi-Gate FETs

Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering . . . . .	49
<i>J. Kavalieros, B. Doyle, S. Datta, G. Dewey, M. Doczy, B. Jin, D. Lionberger, M. Metz, W. Rachmady, M. Radosavljevic, U. Shah, N. Zelick, R. Chau</i>	
Performance Enhancement of MUGFET Devices Using Super Critical Strained-SOI (SCSSOI) and CESL . . . . .	51
<i>N. Collaert, R. Rooyackers, F. Clemente, P. Zimmerman, I. Cayrefourcq, B. Ghyselen, K.T. San, B. Eyckens, M. Jurczak, S. Biesemans</i>	
Investigation of FinFET Devices for 32nm Technologies and Beyond . . . . .	53
<i>H. Shang, L. Chang, X. Wang, M. Rooks, Y. Zhang, B. To, K. Babich, G. Totir, Y. Sun, E. Kiewra, M. Jeong, W. Haensch</i>	
Strained N-Channel FinFETs with 25 nm Gate Length and Silicon-Carbon Source/Drain Regions for Performance Enhancement . . . . .	55
<i>T.-Y. Liow, K.-M. Tan, R. T. P. Lee, A. Du, C.-H. Tung, G. S. Samudra, W.-J. Yoo, N. Balasubramanian, Y.-C. Yeo</i>	
Sub-5nm All-Around Gate FinFET for Ultimate Scaling . . . . .	57
<i>H. Lee, L.-E. Yu, S.-W. Ryu, J.-W. Han, K. Jeon, D.-Y. Jang, K.-H. Kim, J. Lee, J.-H. Kim, S.C. Jeon, G.S. Lee, J.S. Oh, Y.C. Park, W.H. Bae, H.M. Lee, J.M. Yang, J.J. Yoo, S.I. Kim, Y.-K. Choi</i>	

## SESSION 8: Strain Enhanced CMOS I

Stress Proximity Technique for Performance Improvement with Dual Stress Liner at 45nm Technology and Beyond . . . . .	59
<i>X. Chen, S. Fang, W. Gao, T. Dyer, Y. W. Teh, S. S. Tan, Y. Ko, C. Baiocco, A. Ajmera, J. Park, J. Kim, R. Stierstorfer, D. Chidambaram, Z. Luo, N. Nivo, P. Nguyen, J. Yuan, S. Panda, O. Kwon, N. Edleman, T. Tjoa, J. Widodo, M. Belyansky, M. Sherony, R. Amos, H. Ng, M. Hierlemann, D. Coolbough, A. Steegen, I. Yang, J. Sudijono, T. Schim2, J. H. Ku, C. Davis</i>	
1-D and 2-D Geometry Effects in Uniaxially-Strained Dual Etch Stop Layer Stressor Integrations . . . . .	61
<i>P. Grudowski, V. Adams, X.-Z. Bo, K. Loiko, S. Filipiak, J. Hackenberg, M. Jahanbani, M. Azrak, S. Goktepe, M. Shroff, W.-J. Liang, S.J. Lian, V. Kolagunta, N. Cave, C.-H. Wu, M. Foisy, H.C. Tuan, J. Cheek</i>	
Scalable eSiGe S/D Technology with Less Layout Dependence for 45-nm Generation . . . . .	63
<i>K. Ota, T. Sanuki, K. Yahashi, Y. Miyanami, K. Matsuo, J. Idebuchi, M. Moriya, K. Nakayama, R. Yamaguchi, H. Tanaka, T. Yamazaki, S. Terauchi, A. Horiuchi, S. Fujita, I. Mizushima, H. Yamasaki, K. Nagaoka, A. Oishi, Y. Takegawa, K. Ohno, M. Iwai, M. Saito, F. Matsuoka, N. Nagashima</i>	
50 nm Silicon-On-Insulator N-MOSFET Featuring Multiple Stressors: Silicon-Carbon Source/Drain Regions and Tensile Stress Silicon Nitride Liner . . . . .	65
<i>K.-W. Ang, K.-J. Chui, H.-C. Chin, Y.-L. Foo, A. Du, W. Deng, M.-F. Li, G. Samudra, N. Balasubramanian, Y.-C. Yeo</i>	

## SESSION 9: High Speed Memory Technology

122 Mb High Speed SRAM Cell with 25nm Gate Length Multi-Bridge-Channel MOSFET (MBCFET) on Bulk Si Substrate . . . . .	67
<i>M.S. Kim, S.-Y. Lee, E.-J. Yoon, S.M. Kim, J. Lian, K.-H. Lee, N.M. Cho, M.-S. Lee, D. Hwang, Y.-S. Lee, D.-W. Kim, D. Park, B.-I. Ryu</i>	
Embedded Bulk FinFET SRAM Cell Technology with Planar FET Peripheral Circuit for hp32 nm Node and Beyond . . . . .	69
<i>H. Kawasaki, K. Okano, A. Kaneko, A. Yagishita, T. Izumida, T. Kanemura, K. Kasai, T. Ishida, T. Sasaki, Y. Takeyama, N. Aoki, N. Ohtsuka, K. Suguro, K. Eguchi, Y. Tsunashima, S. Inaba, K. Ishimaru, H. Ishiuchi</i>	
TiN/HfSiO <sub>x</sub> Gate Stack Multi-Channel Field Effect Transistor (McFET) for Sub 55nm SRAM Application . . . . .	71
<i>S.M. Kim, E.J. Yoon, M.S. Kim, S.D. Suk, M. Li, L. Jun, C.W. Oh, K.H. Yeo, S.H. Kim, S.Y. Lee, Y.L. Choi, N.-Y. Kim, Y.-Y. Yeoh, H.-B. Park, C.S. Kim, H.-M. Kim, D.-C. Kim, H.S. Park, H.D. Kim, Y.M. Lee, D.-W. Kim, D. Park, B.-I. Ryu</i>	

Highly Reliable and Scalable Tungsten Polymetal Gate Process for Memory Devices Using Low-Temperature Plasma Selective Gate Reoxidation . . . . .	73
<i>K.-Y. Lim, M.-G. Sung, H.-J. Cho, Y.S. Kim, S.-A. Jang, J.-G. Oh, S.R. Lee, K. Kim, P.-S. Lee, Y.-S. Chun, H.-S. Yang, N.-J. Kwak, H.-C. Sohn, J.-W. Kim, S.-W. Park</i>	

## SESSION 10: Mobility Enhancement on Process Induced Strain

Integration of Local Stress Techniques with Strained-Si Directly On Insulator (SSDOI) Substrates . . . . .	75
<i>H. Yin, Z. Ren, H. Chen, J. Holt, X. Liu, J. W. Sleight, K. Rim, V. Chan, D.M. Fried, Y.H. Kim, J.O. Chu, B.J. Greene, S.W. Bedell, G. Pfeiffer, R. Bender Nagel, D.K. Sadana, T. Kanarsky, C.Y. Sung, M. Jeong, G. Shahidi</i>	
Stress Memorization Technique (SMT) Optimization for 45nm CMOS . . . . .	77
<i>C. Ortolland, P. Morin, C. Chaton, E. Mastromatteo, C. Populaire, S. Orain, F. Leverd, P. StolkI, F. Boeuf, F. Arnaud</i>	
NiSi Schottky Barrier Process-Strained Si (SB-PSS) CMOS Technology for High Performance Applications . . . . .	79
<i>C.H. Ko, H.W. Chen, T.J. Wang, T.M. Kuan, J.W. Hsu, C.Y. Huang, C.H. Ge, L.S. Lai, W.C. Lee</i>	
A Low Cost Drive Current Enhancement Technique Using Shallow Trench Isolation Induced Stress for 45-nm Node . . . . .	81
<i>C. Le Cam, F. Guyader, C. de Buttet, P. Guyader, G. Ribes, M. Sardo, S. Vanbergue, F. Boeuf, F. Arnaud, E. Josse, M. Haond</i>	

## SESSION 11: Non-Volatile FinFet Flash Memory

Paired FinFET Charge Trap Flash Memory for Vertical High Density Storage . . . . .	83
<i>S. Kim, W. Kim, J. Hyun, S. Byun, J. Koo, J. Lee, K. Cho, S. Lim, J. Park, I.-K. Yoo, C.-H. Lee, D. Park, Y. Park</i>	
SONOS-type FinFET Device Using P+ Poly-Si Gate and High-k Blocking Dielectric	
Integrated on Cell Array and GSL/SSL for Multi-Gigabit NAND Flash Memory . . . . .	85
<i>S.-K. Sung, S.-H. Lee, B.Y. Choi, J.J. Lee, J.-D. Choe, E.S. Cho, Y.J. Ahn, D. Choi, C.-H. Lee, D.H. Kim, Y.-S. Lee, S.B. Kim, D. Park, B.-I. Ryu</i>	
Trap Layer Engineered FinFET NAND Flash with Enhanced Memory Window . . . . .	87
<i>Y.J. Ahn, J.-D. Choe, J.J. Lee, D. Choi, E.S. Cho, B.Y. Choi, S.-H. Lee, S.-K. Sung, C.-H. Lee, S.H. Cheong, D.K. Lee, S.B. Kim, D. Park, B.-I. Ryu</i>	
Technology Breakthrough of Body-Tied FinFET for Sub 50 nm NOR Flash Memory . . . . .	89
<i>E.S. Cho, T.-Y. Kim, B.K. Cho, C.-H. Lee, J.J. Lee, A. Fayrushin, C. Lee, D. Park, B.-I. Ryu</i>	

## SESSION 12: Advanced FUSI Gates Stacks

Novel FUSI Strained Engineering for 45-nm Node CMOS Performance Enhancement . . . . .	91
<i>C.T. Lin, C.H. Hsu, L.W. Chen, T.F. Chen, C.R. Hsu, C.H. Lin, S. Chiang, D.C. Cho, C.T. Tsai, G.H. Ma</i>	
Dual Work Function Phase Controlled Ni-FUSI CMOS (NiSi NMOS, Ni2Si or Ni31Si12 PMOS):	
Manufacturability, Reliability & Process Window Improvement by Sacrificial SiGe Cap . . . . .	93
<i>A. Veloso, T. Hoffman, A. Lauwers, S. Brus, J.-F. de Marneffe, S. Locorotondo, C. Vrancken, T. Kauerauf, A. Shickova, B. Sijmus, H. Tigelaar, M.A. Pawlak, H.Y. Yu, C. Demeurisse, S. Kubicek, C. Kerner, T. Chiarella, O. Richard, H. Bender, M. Niwa, P. Absil, M. Jurczak, S. Biesemans, J.A. Kittl</i>	
Suppression Effects of Threshold Voltage Variation with Ni FUSI Gate Electrode for 45nm	
Node and Beyond LSTP and SRAM Devices . . . . .	95
<i>Y. Okayama, T. Saito, K. Nakajima, S. Taniguchi, T. Ono, K. Nakayama, R. Watanabe, A. Oishi, A. Eiho, T. Komoda, T. Kimura, M. Hamaguchi, Y. Takegawa, T. Aoyama, T. Itinuma, K. Fukasaku, R. Morimoto, K. Oshima, K. Oono, M. Saito, M. Iwai, S. Yamada, N. Nagashima, F. Matsuoka</i>	
Demonstration of a New Approach Towards 0.25V Low-Vt CMOS Using Ni-based FUSI . . . . .	97
<i>H.Y. Yu, J.A. Kittl, A. Lauwers, R. Singanamalla, C. Demeurisse, S. Kubicek, E. Augendre, A. Veloso, S. Brus, C. Vrancken, T. Hoffman, S. Mertens, B. Onsia, R. Verbeeck, M. Demand, A. Rothchild, B. Froment, M. van Dal, K. De Meyer, M.F. Li, J.D. Chen, M. Jurczak, P.P. Absil, S. Biesemans</i>	

## SESSION 13: Analog/RF/Mixed-Signal VLSI

A 45nm Low Cost Low Power Platform by Using Integrated Dual-Stress-Liner Technology . . . . .	99
<i>J. Yuan, S.S. Tan, Y.M. Lee, J. Kim, R. Lindsay, V. Sardesai, T. Hook, R. Amos, Z. Luo, W. Lee, S. Fang, T. Dyer, N. Rovedo, R. Stierstorfer, Z. Yang, J. Li, K. Barton, H. Ng, J. SudijonoI, J. Ku, M. Heirlmann, T. Schiml</i>	
High Performance Micro-Crystallized TaN/SrTiO <sub>3</sub> /TaN Capacitors for Analog and RF Applications . . . . .	101
<i>K.C. Chiang, C.C. Huang, A. Chin, W.J. Chen, H.L. Kao, M. Hong, J. Kwo</i>	
Improved 1/f Noise Characteristics in Locally Strained Si CMOS using Hydrogen- Controlled Stress Liners and Embedded SiGe . . . . .	103
<i>T. Ueno, H.S. Rhee, H. Lee, M.S. Kim, H.S. Cho, H.S. Baik, Y.H. Jung, H.W. Lee, H.S. Park, C.K. Lee, G.-J. Bae, N.-I. Lee</i>	
Impact of HfSiON Induced Flicker Noise on Scaling of Future Mixed-Signal CMOS . . . . .	105
<i>Y. Yasuda, C.-H. Lin, T.-J. King Liu, C. Hu</i>	

## **SESSION 14: Advanced Interconnect Technology**

High-performance Cu-interconnects with Novel Seamless Low-k SiOCH Stacks (SEALS)	107
Featured by Compositional Modulation Process for 45nm-node ULSI Devices	.....
<i>M. Tagami, H. Otake, M. Tada, M. Ueki, F. Ito, T. Taiji, Y. Kasama, T. Iwamoto, H. Wakabayashi, T. Fukai, K. Arai, S. Saito, H. Yamamoto, M. Abe, M. Narihiro, N. Furutake, T. Onodera, T. Takeuchi, Y. Tsuchiya, N. Oda, M. Sekine, M. Hane, Y. Hayashi</i>	
Thermally and Chemically Robust, Non-Reflowable Low-k Spin-on Glass ( $k = 2.4$ ) for Gapfilling	109
Technology in Sub-50-nm Memory Devices	.....
<i>D. Ryuzaki, H. Sakurai, T. Yoshikawa, K. Torii</i>	
Direct Non-contact Electrical Measurement of Low-k Damage in Patterned Low-k Films by a Near-Field Scanned Microwave Probe	111
<i>J.S. Tsai, J.W. Hsu, V.V. Talanov, A. Scherz, A.R. Schwartz, J.H. Shieh, S.M. Jang, M.S. Liang</i>	
Integration of Self-Formed Barrier Technology for 32nm-node Cu Dual-Damascene	113
Interconnects with Hybrid Low-k (PAr/SiOC) Structure	.....
<i>Y. Ohoka, K. Inoue, T. Hayashi, N. Komai, S. Arakawa, R. Kanamura, S. Kadomura</i>	
Lower Resistance Scaled Metal Contacts to Silicide for Advanced CMOS	115
<i>A. Topol, C. Sheraw, K. Wong, X. Shao, R. Knarr, S. Rossnagel, C.-C. Yang, B. Baker-O'Neal, A. Simon, B. Haran, Y. Li, C. Ouyang, S. Allen, C. Brodsky, S. Cohen, L. Deligianni, X. Chen, S. Deshpande, C.Y. Sung, M. Ieon</i>	

## **SESSION 15: Alternative Non-Volatile Memory**

Highly Reliable 256Mb PRAM with Advanced Ring Contact Technology and Novel Encapsulating Technology	117
<i>Y.J. Song, K.C. Ryoo, Y.N. Hwang, C.W. Jeong, D.W. Lim, S.S. Park, J.I. Kim, J.H. Kim, S.Y. Lee, J.H. Kong, S.J. Ahn, S.H. Lee, J.H. Park, J.H. Oh, Y.T. Oh, J.S. Kim, J.M. Shin, J.H. Park, Y. Fai, G.H. Koh, G.T. Jeong, R.H. Kim, H.S. Lim, I.S. Park, H.S. Jeong, K. Kim</i>	
Novel One-Mask Self-Heating Pillar Phase Change Memory	119
<i>D. Happ, M. Breitwisch, A. Schrott, J.B. Philipp, M.H. Lee, R. Cheek, T. Nirschl, M. Lamorey, C.H. Ho, S.H. Chen, C.F. Chen, E. Joseph, S. Zaidi, G.W. Burr, B. Yee, Y.C. Chen, S. Raoux, H.L. Lung, R. Bergmann, C. Lam</i>	
A 90nm Phase Change Memory Technology for Stand-Alone Non-Volatile Memory Applications	121
<i>F. Pellizzer, A. Benvenuti, B. Gleixner, Y. Kim, B. Johnson, M. Magistretti, T. Marangon, A. Pirovano, R. Bez, G. Atwood</i>	
World Smallest $0.34\mu\text{m}^2$ COB Cell 1T1C 64Mb FRAM with New Sensing Architecture and	123
Highly Reliable MOCVD PZT Integration Technology	.....
<i>Y.M. Kang, H.J. Joo, J.H. Park, S.K. Kang, J.-H. Kim, S.G. Oh, H.S. Kim, J.Y. Kang, J.Y. Jung, D.Y. Choi, E.S. Lee, S. Y. Lee, H.S. Jeong, K. Kim</i>	
High Density and High Reliability Chain FeRAM with Damage-Robust MOCVD-PZT	125
Capacitor with SrRuO <sub>3</sub> /IrO <sub>2</sub> Top Electrode for 64Mb and Beyond	.....
<i>O. Hidaka, T. Ozaki, H. Kanaya, Y. Kumura, Y. Shimojo, S. Shuto, Y. Yamada, K. Yahashi, K. Yamakawa, S. Yamazaki, D. Takashima, T. Miyakawa, S. Shiratake, S. Ohtsuki, I. Kunishima, A. Nitayama</i>	

## **SESSION 16: Strain Enhanced CMOS II**

Strain Controlled CMOSFET with Phase Controlled Full-Silicide (PC-FUSI)/IIfSiON Gate	127
Stack Structure for 45nm-node LSTP Devices	.....
<i>M. Saitoh, T. Ogura, K. Takahashi, T. Hase, A. Toda, N. Ikarashi, M. Oshida, T. Tatsumi, H. Watanabe</i>	
Strain-Enhanced CMOS Through Novel Process-Substrate Stress Hybridization of Super-Critically Thick Strained Silicon	129
Directly on Insulator (SC-SSOI)	.....
<i>A.V-Y. Thean, D. Zhang, V. Vartanian, V. Adams, J. Conner, M. Canonico, H. Desjardin, P. Grudowski, B. Gu, Z.-H. Shi, S. Murphy, G. Spencer, S. Filipiak, D. Goedeke, X.-D. Wang, B. Goolsby, V. Dhandapani, L. Prabhu, S. Backer, L.-B. La, D. Burnett, T. White, B.-Y. Nguyen, B.E. White, S. Venkatesan, J. Mogab, I. Cayrefourcq, C. Mazure</i>	
Silicon-on-Insulator MOSFETs with Hybrid Crystal Orientations	131
<i>M. Yang, K. Chan, A. Kumar, S.-H. Lo, J. Sleight, L. Chang, R. Rao, S. Bedell, A. Ray, J. Ott, J. Patel, C. D'Emic, J. Rubino, Y. Zhang, L. Shi, S. Steen, E. Sikorski, J. Newbury, R. Meyer, B. To, P. Kozlowski, W. Graham, S. Maurer, S. Medd, D. Canaperi, L. Deligianni, J. Tornello, G. Gibson, T. Dalton, M. Ieong, G. Shahidi</i>	
25nm Short and Narrow Strained FDSOI with TiN/HfO <sub>2</sub> Gate Stack	133
<i>F. Andrieu, C. Dupre, F. Rochette, O. Faynot, L. Tosti, C. Buj, E. Rouchouze, M. Casse, B. Ghyselen, I. Cayrefourcq, L. Brevard, F. Allain, J.C. Barbe, J. Cluzel, A. Vandooren, S. Denorme, T. Ernst, C. Fenouillet-Beranger, C. Jahan, D. Lafond, H. Dansas, B. Previtali, J.P. Colonna, H. Grampeix, P. Gaud, C. Mazure, S. Deleonibus</i>	

## **SESSION 17: Novel Architectures and Process Integration**

Pre-Metal Dielectric Stress Engineering by a Novel Plasma Treatment and Integration Scheme for nMOS Performance Improvement	135
<i>Y.-K. Jeong, D.S. Shin, A. Kim, I.Y. Yoon, S.-W. Nam, S.-J. Lee, K.-K. Park, K.C. Kim, H.-J. Shin, K.B. Roh, K.-H. Kang, Y.-H. Choi, G.-H. Seo, K. Lee, K.S. Chu, N.-J. Lee</i>	

A Novel Cu Electrical Fuse Structure and Blowing Scheme Utilizing Crack-Assisted Mode for 90-45nm-Node and Beyond . . . . .	137
<i>T. Ueda, H. Takaoka, M. Hamada, Y. Kobayashi</i>	
A New Route to Ultra-High Density Memory Using the Micro to Nano Addressing Block (MNAB) . . . . .	139
<i>R.S. Shenoy, K. Gopalakrishnan, C. T. Rettner, L.D. Bozano, R.S. King, B. Kurdi, H.K. Wickramasinghe</i>	
The Features and Characteristics of 5-mega CMOS Image Sensor with Topologically Unique $1.7\mu\text{m} \times 1.7\mu\text{m}$ pixels . . . . .	141
<i>S.-H. Lee, C.-R. Moon, K.-H. Paik, S.-H. Hwang, J.-C. Shin, J. Jung, K. Lee, H. Noh, D. Lee, K. Kim</i>	

## **SESSION 18: Strain Enhanced High Performance PMOS Devices**

Strained-Si, Relaxed-Ge Or Strained-(Si)Ge For Future Nanoscale p-MOSFETs? . . . . .	143
<i>T. Krishnamohan, D. Kim, C. Jungemann*, Y. Nishi, K.C. Saraswat</i>	
Relationship Between Hole Mobility and Current Drive Enhancement in Uniaxially	
Strained Thin-Body SiGe-on-Insulator pMOSFETs . . . . .	145
<i>T. Tezuka, T. Irisawa, T. Numata, Y. Moriyama, N. Hirashita, E. Toyoda, K. Usuda, N. Sugiyama, S.-I. Takagi</i>	
Superior Current Enhancement in SiGe Channel p-MOSFETs Fabricated on (110) Surface . . . . .	147
<i>P.W. Liu, J.W. Pan, T.Y. Chang, T.L. Tsai, T.F. Chen, Y.C. Liu, C.H. Tsai, B.C. Lan, Y.H. Lin, W.T. Chiang, C.T. Tsai</i>	
Origin of Drivability Enhancement in Scaled pMOSFETs with 45° Rotated <100> Channels . . . . .	149
<i>S. Saito, D. Hisamoto, Y. Kimura, N. Sugii, R. Tsuchiya, K. Torii, S. Kimura</i>	

## **SESSION 19: Advanced CMOS Technology**

High Performance Dual Metal Gate CMOS with High Mobility and Low Threshold Voltage	
Applicable to Bulk CMOS Technology . . . . .	151
<i>S. Yamaguchi, K. Tai, T. Hirano, T. Ando, S. Hiyama, J. Wang, Y. Hagimoto, Y. Nagahama, T. Kato, K. Nagano, M. Yamanaka, S. Terauchi, S. Kanda, R. Yamamoto, Y. Tateshita, Y. Tagawa, H. Iwamoto, M. Saito, N. Nagashima, S. Kadomura</i>	
Low Power CMOS Featuring Dual Work Function FUSI on HfSiON and 17ps Inverter Delay . . . . .	153
<i>T. Hoffmann, A. Veloso, A. Lauwers, H. Yu, M. Van Dal, H. Tigelaar, T. Chiarella, C. Kerner, R. Mitsuhashi, I. Satoru, M. Niwa, A. Rothschild, B. Froment, J. Ramos, A. Nackaerts, S. Brus, C. Vrancken, P.P. Absil, M. Jurczak, J.A. Kittl, S. Biesemans</i>	
High-Performance Low Operation Power Transistor for 45nm Node Universal Applications . . . . .	155
<i>M. Shima, K. Okabe, A. Yamaguchi, T. Sakoda, K. Kawamura, S. Pidin, M. Okuno, T. Owada, K. Sugimoto, J. Ogura, H. Kokura, H. Morioka, T. Watanab, T. Isome, K. Okoshi, T. Mori, Y. Hayami, H. Minakata, A. Hatada, Y. Shimamune, A. Katakami, H. Ota, T. Sakuma, T. Miyashita, K. Hosaka, H. Fukutome, N. Tamura, T. Aoyama, K. Sukegawa, M. Nakaishi, S. Fukuyama, S. Nakai, M. Kojima, S. Sato, M. Miyajima, K. Hashimoto, T. Sugii</i>	
55nm CMOS Technology for Low Standby Power/Universal Applications Deploying the Combination of Gate Work Function Control by HfSiON and Stress-Induced Mobility Enhancement . . . . .	157
<i>H. Nakamura, Y. Nakahara, N. Kimizuka, T. Abe, I. Yamamoto, T. Fukase, T. Nakayama, K. Taniguchi, K. Masuzaki, K. Uejima, T. Iwamoto, T. Tatsumi, K. Imai</i>	

## **SESSION 20: Advanced High K Stacks**

Poly-Si/AlN/HfSiO Stack for Ideal Threshold Voltage and Mobility in Sub-100 nm MOSFETs . . . . .	159
<i>K.L. Lee, M.M. Frank, V. Paruchuri, E. Cartier, B. Linder, N. Bojarczuk, X. Wang, J. Rubino, M. Steen, P. Kozlowski, J. Newbury, E. Sikorski, P. Flaitz, M. Gribelyuk, P. Jamison, G. Singco, V. Narayanan, S. Zafar, S. Guha, P. Oldiges, R. Janmy, M. Jeong</i>	
Dual High-k Gate Dielectric Technology Using Selective AlOx Etch (SAE) Process with Nitrogen and Fluorine Incorporation . . . . .	161
<i>H.-S. Jung, S.K. Han, H. Lim, Y.-S. Kim, M.J. Kim, M.Y. Yu, C.-K. Lee, M.S. Lee, Y.-S. You, Y. Chung, S. Kim, H.S. Baik, J.-H. Lee, N.-I. Lee, H.-K. Kang</i>	
A Novel Remote Reactive Sink Layer Technique for the Control of N and O Concentrations in Metal/High-k Gate Stacks . . . . .	163
<i>Y. Akasaka, K. Shirashi, N. Umezawa, O. Ogawa, T. Kasuya, T. Chikyow, F. Ootsuka, Y. Nara, K. Nakamura</i>	
Sub-1nm EOT HfSix/HfO <sub>2</sub> Gate Stack Using Novel Si Extrusion Process for High Performance Application . . . . .	165
<i>T. Ando, T. Hirano, K. Tai, S. Yamaguchi, T. Kato, Y. Hagimoto, K. Watanabe, R. Yamamoto, S. Kanda, K. Nagano, S. Terauchi, Y. Tateshita, Y. Tagawa, M. Saito, H. Iwamoto, S. Yoshida, H. Watanabe, N. Nagashima, S. Kadomura</i>	

## **SESSION 21: Front-End of Line Processing**

Enhanced Performance of PMOS MUGFET via Integration of Conformal Plasma-Doped Source/Drain Extensions . . . . .	167
<i>D. Lenoble, K. G. Anil, A. De Keersgieter, P. Eybens, N. Collaert, R. Rooyackers, S. Brus, P. Zimmerman, M. Goodwin, D. Vanhaeren, W. Vandervorst, S. Radovanov, L. Godet, C. Cardinaud, S. Biesemans, T. Skotnicki, M. Jurczak</i>	
RTA-Driven Intra-Die Variations in Stage Delay, and Parametric Sensitivities for 65nm Technology . . . . .	169
<i>I. Ahsan, N. Zamdmmer, O. Glushchenkov, R. Logan, E.J. Nowak, H. Kimura, J. Zimmerman, G. Berg, J. Herman, E. Maciejewski, A. Chan, A. Azuma, S. Deshpande, B. Dirahoui, G. Freeman, A. Gabor, M. Gribelyuk, S. Huang, M. Kumar, K. Miyamoto, D. Mocuta, A. Mahorowala, E. Leobandung, H. Utomo, B. Walsh</i>	

Performance Enhancement in 45-nm Ni Fully-Silicided Gate/High-k CMOS using Substrate Ion Implantation . . . . .	171
<i>Y. Nishida, T. Yamashita, S. Yamanari, M. Higashi, K. Shiga, N. Murata, M. Mizutani, M. Inoue, S. Sakashita, K. Mori, J. Yugami, T. Hayashi, A. Shimizu, H. Oda, T. Eimori, O. Tsuchiya</i>	
Channel Stress Modulation and Pattern Loading Effect Minimization of Milli-Second	
Super Anneal for Sub-65nm High Performance SiGe CMOS . . . . .	173
<i>C.-H. Chen, C.F. Nieh, D.W. Lin, K.C. Ku, J.C. Sheu, M.H. Yu, L.T. Wang, H.H. Lin, H. Chang, T.L. Lee, K. Goto, C.H. Diaz, S.C. Chen, M.S. Liang</i>	

## **SESSION 22: Novel Gate Stacks Engineering and Characterization**

Novel Stack-SIN Gate Dielectrics for High Performance 30 nm CMOS for 45 nm Node with Uniaxial Strained Silicon . . . . .	175
<i>H. Ohta, M. Hori, M. Shima, H. Mori, Y. Shimamune, T. Sakuma, A. Hatada, A. Katakami, Y. Kim, K. Kawamura, T. Owada, H. Morioka, T. Watanabe, Y. Hayami, J. Ogura, N. Tamura, M. Kojima, K. Hashimoto</i>	
Band-Edge High-Performance High-k/Metal Gate n-MOSFETs using Cap Layers Containing Group IIA and IIIB Elements with Gate-First Processing for 45 nm and Beyond . . . . .	177
<i>V. Narayanan, V.K. Paruchuri, N.A. Bojarczuk, B.P. Linder, B. Doris, Y.H. Kim, S. Zafar, J. Stathis, S. Brown, J. Arnold, M. Copel, M. Steen, E. Cartier, A. Callegari, P. Jamison, D.L. Lacey, Y. Wang, P.E. Batson, P. Ronsheim, R. Jammy, M.P. Chudzik, M. Ieong, S. Guha, G. Shahidi, T.C. Chen</i>	
Two Different Mechanisms for Determining Effective Work Function ( $\phi_{Xm,eff}$ ) on High-k -Physical Understanding and Wider Tunability of $\phi_{Xm,eff}$ . . . . .	179
<i>M. Kadoshima, A. Ogawa, H. Ota, M. Ikeda, M. Takahashi, H. Satake, T. Nabatame, A. Toriumi</i>	
Sub-1Å-Resolution Analysis and Physical Understanding of Gate/Insulator Interfacial Region in Scaled-Tinv High-k Gate Stacks . . . . .	181
<i>M. Saitoh, Y. Tsuchiya, Y. Kamimuta, T. Saito, K. Sekine, T. Kobayashi, T. Aoyama, M. Koyama, A. Nishiyama</i>	

## **SESSION 23: Advanced Source/Drain Engineering**

Novel Approach to Reduce Source/Drain Series Resistance in High Performance CMOS Devices Using Self-Aligned CoWP Process for 45nm Node UTSOI Transistors with 20nm Gate Length . . . . .	183
<i>J. Pan, A. Topol, I. Shao, D. Singh, Z. Ren, C.-Y. Sung, M. Ieong, J. Pellerin, J. Iacoponi, M.-R. Lin</i>	
Advanced Junction Profile Engineering Featuring Laser Spike Annealing and Coimplantation for Sub-30-nm Strained CMOS Devices . . . . .	185
<i>T. Yamamoto, T. Kubo, T. Sukegawa, K. Hashimoto, M. Kase</i>	
Unique Ultra Shallow Junction Scheme with Conventional Activation Process . . . . .	187
<i>C.H. Tsai, B.C. Lan, Y.H. Lin, W.T. Chiang, T.Y. Chang, P.W. Liu, J.W. Pan, Y.C. Liu, J.L. Tsai, T.F. Chen, C.T. Tsai</i>	
A Raised Source/Drain Extension pFET on Si (110) Realized by In-situ Doped Selective Epitaxy Technology . . . . .	189
<i>J. Wang, Y. Kikuchi, Y. Tateshita, T. Kato, T. Kataoka, T. Hirano, K. Nagano, T. Ikuta, Y. Miyanami, S. Fujita, S. Hiyama, R. Yamamoto, S. Kanda, S. Yamakawa, T. Kimura, K. Kugimiya, N. Yamagishi, Y. Tagawa, Y. Kamide, H. Iwamoto, T. Ohno, M. Saito, S. Kadomura, N. Nagashima</i>	