



Proceedings of the International Conference



**MIXED DESIGN OF INTEGRATED
CIRCUITS AND SYSTEMS
MIXDES 2006**



**Gdynia, Poland
22 - 24 June 2006**

Organised by:

**Department of Microelectronics and Computer Science,
Technical University of Łódź, Poland**

**Department of Marine Electronics,
Gdynia Maritime University, Poland**

**Institute of Microelectronics and Optoelectronics,
Warsaw University of Technology, Poland**

in co-operation with:

Poland Section IEEE - CAS & ED Chapters

Ministry of Education and Science

**Section of Microelectronics and Section of Signals,
Electronic Circuits and Systems
of the Committee of Electronics and Telecommunication
of the Polish Academy of Sciences**



Edited by
Andrzej Napieralski

The papers in this volume were selected for publication on the basis of reviews by the Reviewers from the International Programme Committee of the Conference

All rights reserved. No part of this publication may be reproduced, stored in retrieval system or transmitted in any form or by any means, electronic, electrostatic, magnetic tape, mechanical, photocopying, recording or otherwise, without prior permission in writing from the copyright owner.

Copyright © 2006 by Editor

ISBN 83-922632-1-9

IEEE Catalog Number 06EX1369

Printed by
Department of Microelectronics and Computer Science, Technical University of Łódź
al. Politechniki 11, 90-924 Łódź, Poland

Table of Contents

Preface	3
Table of Content	7

General Invited Papers

New Directions in Technology for High-Speed Wireless Data Communications	19
<i>D. FOTY (Sarissa Radio, Inc., USA)</i>	
Physical Models for Smart-Power Devices	28
<i>M. RUDAN, S. REGGIANI, E. GNANI, G. BACCARANI (Univ. Bologna, ITALY), C. CORVASCE, M. CIAPPA (ETH Zentrum, SWITZERLAND), M. STECHER (Infineon Technologies AG, GERMANY), D. POGANY, E. GORNIK (Vienna Univ. of Techn., AUSTRIA)</i>	
Silicon Carbide Devices and Processes - Present Status and Future Perspective	34
<i>M. OSTLING, H.S. LEE, M. DOMEIJ, C.M. ZETTERLING (Royal Inst. of Techn., SWEDEN)</i>	
The New Generation of the Photoelectric Measurement Methods of MOS Structure Parameters	43
<i>H.M. PRZEWLOCKI (Inst. of Electron Techn., POLAND)</i>	
Thermoelectric and Thermionic Microgenerators: Chances, Challenges and Limitations	48
<i>G. WACHUTKA (Munich Univ. of Techn., GERMANY), Y.C. GERSTENMAIER (Siemens AG, GERMANY)</i>	
TUNNETT Diode Oscillators for mm-Wave Wideband Communication and for Terahertz Electronics	52
<i>P. PLOTKA (Semiconductor Research Inst., JAPAN)</i>	

CARE Project Special Session

A Novel Approach for Operating Systems Protection Against Single Event Upset	61
<i>B. SWIERCZ, D. MAKOWSKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
External Radiation Shielding for the Protection of Electronic Devices Operating in the FLASH Facility Tunnel at DESY	65
<i>B. MUKHERJEE (Deutsches Elektronen-Synchrotron DESY, GERMANY), D. MAKOWSKI (Tech. Univ. Lodz, POLAND), D. RYBKA (Warsaw Univ. of Techn., POLAND), O. KROEPLIN, S. SIMROCK, H.J. ECKOLDT (Deutsches Elektronen-Synchrotron DESY, GERMANY)</i>	
High Speed Synchronization Module Implemented in ALTERA Stratix II FPGA	69
<i>K. PRZYGODA, M. GRECKI (Tech. Univ. Lodz, POLAND)</i>	
Improvements of Expert System for RF-power Stations	73
<i>B. KOSEDA, W. CICHALEWSKI (Tech. Univ. Lodz, POLAND)</i>	
Low Level Radio Frequency Control System for the European XFEL	79
<i>S. SIMROCK (Deutsches Elektronen-Synchrotron DESY, GERMANY)</i>	
New Method for RF Field Amplitude and Phase Calibration in FLASH Accelerator	85
<i>P. PAWLIK, M. GRECKI (Tech. Univ. Lodz, POLAND), S. SIMROCK (Deutsches Elektronen-Synchrotron DESY, GERMANY)</i>	
The Low Level Radio Frequency System Architecture for the European X-FEL	89
<i>T. JEZYNSKI (Tech. Univ. Lodz, POLAND), S. SIMROCK (Deutsches Elektronen-Synchrotron DESY, GERMANY)</i>	
The Radiation Tolerant Readout System for SRAM-based Neutron Detector	95
<i>D. MAKOWSKI, M. GRECKI (Tech. Univ. Lodz, POLAND), B. MUKHERJEE (Deutsches Elektronen-Synchrotron DESY, GERMANY), B. SWIERCZ (Tech. Univ. Lodz, POLAND), S. SIMROCK (Deutsches Elektronen-Synchrotron DESY, GERMANY), A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Timing Based Process Execution in Linux Environment	101
<i>M. BORZECKI, B. SWIERCZ, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	

Compact Models - The Heart of Mixed-Signal Design Flow

Temperature Effect on the Buried Double Junction Color Detector Behavior	107
<i>F. HANED, M. BEN CHOUIKHA, G. ALQUIE (Pierre & Marie Curie Univ., FRANCE)</i>	
PUNSIM: An Advanced Surface Potential Based MOSFET Model	111
<i>J. HE, Y. SONG, X. NIU, B. LI, X. ZHANG, R. HUANG (Peking Univ., CHINA), M. CHAN (Hong Kong Univ. of Science & Techn., HONG KONG), Y. WANG (Peking Univ., CHINA)</i>	
Impact of Intrinsic Parameter Fluctuations on Deca-nanometer Circuits, and Circuit Modelling Techniques	117
<i>B. CHENG, S. ROY, A. ASENOV (Univ. Glasgow, UK)</i>	
1/f Noise Corner Modeling	122
<i>W.C. PFLANZL, E. SEEBACHER, Z. HUSZKA (austriamicrosystems, AUSTRIA)</i>	
Modification of Compact Bipolar Transistor Model for DFM (Design For Manufacturing) Applications	125
<i>S. YOSHITOMI, K. KAWAKYU, T. TERAGUCHI, H. KIMIJIMA, K. YONEMURA (TOSHIBA Corp., JAPAN)</i>	
Design Methodology Based on the Analog Blocks Retargeting from Bulk to FD SOI Using EKV Model	131
<i>M. KAYAL, M. BLAGOJEVIC (Swiss Federal Inst. of Techn. Lausanne, SWITZERLAND)</i>	
Advanced Device Modeling Using Automatic Differentiation in a Mixed Domain Circuit Simulator	136
<i>M.B. STEER, N.M. KRIPLANI, W. JANG (North Carolina State Univ., USA), A. MANTOOTH (Univ. Arkansas, USA)</i>	
A Sigma-Delta ADC Design Automation Tool with Embedded Performance Estimator	142
<i>S. TALAY, E. DENIZ, G. DUNDAR (Bogazici Univ., TURKEY)</i>	
A User-friendly Benchmark Tool for MOS Models	147
<i>Y. PAPANANOS, A. VASILOPOULOS, A. BAZIGOS, N. NASTOS (National Tech. Univ. Athens, GREECE)</i>	
Scaling Issues in an 0.15 μ m CMOS Technology with EKV3.0	151
<i>E.S. KITONAKI, A. BAZIGOS (National Tech. Univ. Athens, GREECE), M. BUCHER (Tech. Univ. Crete, GREECE), H. PUCHNER, S. BHARDWAJ (Cypress Semiconductor, USA), Y. PAPANANOS (National Tech. Univ. Athens, GREECE)</i>	
Fuzzy Logic Parameter Extraction for a Compact Organic TFT Model	159
<i>R. PICOS (Univ. Balearic Islands, SPAIN), B. INIGUEZ (Univ. Rovira i Virgili, SPAIN), E. GARCIA-MORENO (Univ. Balearic Islands, SPAIN), R. GARCIA (Univ. Rovira i Virgili, SPAIN), M. ESTRADA (CINVESTAV, MEXICO)</i>	
Lumped Element Behavioural High Voltage MOS Model	165
<i>S. SCHMIDT, M. FRANKE (X-FAB Semiconductor Foundries, GERMANY)</i>	

1 Design of Integrated Circuits and Microsystems

8-bit Semi-Flash A/D Converter	171
<i>D. DIMITROV (Melexis Bulgaria Ltd., BULGARIA), T. VASILEVA (Tech. Univ. Sofia, BULGARIA)</i>	
A 2.5-Gb/s CMOS Clock and Data Recovery Circuit with a 1/4 Rate Linear Phase Detector and Lock Detector	175
<i>S.M. ALAVI, O. SHOAEI (Univ. Tehran, IRAN)</i>	
A 3.2 Gbit/s CML Transmitter with 20:1 Multiplexer in 0.18 CMOS Technology	179
<i>C.H. HSIAO, M.S. KAO, C.H. JEN, Y.H. HSU, P.L. YANG, C.T. CHIU, J.M. WU, S.H. HSU, Y.H. HSU (National Tsing Hua Univ., TAIWAN)</i>	
A 625 MHz CMOS Phase-locked Loop Used in Lock Detector Application	184
<i>S.M. ALAVI, O. SHOAEI (Univ. Tehran, IRAN)</i>	
A CMOS 0.13 Micrometer Realization of External Component Free 1Gbps LVDS Driver	188
<i>M. OKSIUCIK, S. GERKA, K. BARANOWICZ, M. KOWALEWSKI, B. SOBALA, M. LEWANDOWSKI, G. MATCZAK (Chipidea Mikroelektronika, POLAND)</i>	

A Digitally Controlled On-chip Monotonic Reference Current Generator with Low LSB Current for Fast and Accurate Optical Level Monitoring	192
<i>W. CHEN, J. BAUWELINCK, P. OSSIEUR, X.Z. QIU, J. VANDEWEGE (Ghent Univ., BELGIUM)</i>	
A MEMS-EDA-methodology Based on Process Management	198
<i>R. BRUECK, K. HAHN, J. POPP, T. SCHMIDT, A. WAGENER, M. WAHL (Univ. Siegen, GERMANY)</i>	
A New Performance Oriented Module Generator	202
<i>E. YILMAZ, G. DUNDAR (Bogazici Univ., TURKEY)</i>	
A Novel Architecture for Modified Algebraic Code Book Search	207
<i>N. RAMADASS, G.M.A. IBRAHIM, S. NATARAJAN, J.R.P. PERINBAM (Anna Univ., INDIA)</i>	
A Novel Leakage-tolerant Domino Logic Circuit with Feedback from Footer Transistor in Ultra Deep Submicron CMOS	210
<i>F. MORADI (Islamic Azad Univ., IRAN), A. PEIRAVI (Ferdowsi Univ. Mashhad, IRAN), H. MAHMOODI (San Francisco State Univ., USA)</i>	
A SiGe Power Amplifier with Power Detector and VSWR Protection for TD-SCDMA Application	214
<i>Q. HU, Z. LIU, L. YAN, W. ZHOU (Tsinghua Univ., CHINA)</i>	
A Study on Circuit Design of Integrated CMOS Analog Matched Filter	218
<i>M.A.R. ELTOKHY (Industrial Education College, EGYPT), H.A.K. MANSOUR, E.M. ZIEUR, H. ZAHER (Banha Univ., EGYPT)</i>	
A VCO Based Digital Microphone Utilizing a FIR Sigma Delta Converter	223
<i>S. SOELL, B. PORR (Glasgow Univ., UK)</i>	
A Wide Range Clock Management PLL with Full Period Phase-shifting of the Divided Clock	228
<i>D. MCDONAGH (Toumaz Techn. Ltd., UK), K. ARSHAK, O. ABUBAKER (Univ. Limerick, IRELAND)</i>	
Asynchronous Sigma-Delta Modulator Based on the Charge Pump Integrator	234
<i>D. KOSCIELNIK, M. MISKOWICZ (AGH Univ. of Science and Techn., POLAND)</i>	
Behavioural Specification of Programs for Modular Reconfigurable Logic Controllers	239
<i>M. ADAMSKI (Univ. of Zielona Gora, POLAND)</i>	
Benchmarking in Electronic Design Automation	245
<i>L. JOZWIAK, D. GAWLOWSKI, A. SLUSARCZYK (Eindhoven Univ. of Techn., THE NETHERLANDS)</i>	
Comparing the Performance of a Low-power High Speed Flip-flop in Bulk and SOI Technologies	251
<i>B. FOROUZANDEH, A.S. SEYEDI (Univ. Tehran, IRAN)</i>	
Design and Analysis of Low Power Low Phase Noise VCO	256
<i>P. DUDULWAR, K. SHAH, H. LE, J. SINGH (Victoria Univ., AUSTRALIA)</i>	
Design of Domino Logic Circuits by an Optimization Method	260
<i>A.S. SEYEDI, S.H. RASOULI, A. AMIRABADI, A. AFZALI-KUSHA, C. LUCAS, B. FOROUZANDEH (Univ. Tehran, IRAN)</i>	
Design of FPGA-based Multi-operand Modular Adder for Residue Number System Converters	264
<i>N. MASLENNIKOWA, O. MASLENNIKOW, R. BEREZOWSKI (Tech. Univ. Koszalin, POLAND), J.P. LIENOU (National Univ. of Cameroon, CAMEROON)</i>	
Design, Functionality and Testability of a Multichannel ASIC for Digital X-ray Imaging	269
<i>P. GRYBOS, M. IDZIK, P. MAJ, K. SWIENIEK (AGH Univ. of Science and Techn., POLAND)</i>	
Development of Programmable Wireless Module for in Vivo Pressure and Temperature Monitoring	275
<i>K. ARSHAK, E. JAFER (Univ. Limerick, IRELAND)</i>	
Digital Programmable gmC-Filter in 120nm CMOS Technology	281
<i>R. KOLM, H. ZIMMERMANN (Vienna Univ. of Techn., AUSTRIA)</i>	
Experiments Around SPARC LEON-2 for MPEG Encoding	285
<i>P.G. DE MASSAS, P. AMBLARD (Lab TIMA, FRANCE)</i>	
Four-quadrant Analog Multiplier Based on CMOS Inverters	290
<i>W. MACHOWSKI, S. KUTA, J. JASIELSKI (AGH Univ. of Science and Techn., POLAND)</i>	

Fully Differential Rail-to-Rail Input Opamp with Novel Constant-Transconductance Control in 120nm CMOS Technology	294
<i>W. YAN, H. ZIMMERMANN (Vienna Univ. of Techn., AUSTRIA)</i>	
High Gain LNA Design for WMAN Receiver & Optimization with Simulated Annealing Algorithm	299
<i>F. KALANTARI, N. MASOUMI, A.R. HOSEINI (Univ. Tehran, IRAN)</i>	
High-precision Low-power Voltage Follower for Hardware Signal Processing	304
<i>R. WOJTYNA (Univ. of Techn. and Agricult., POLAND)</i>	
Implementation of the Conscience Mechanism for Kohonen's Neural Network in CMOS 0.18 μm Technology	310
<i>T. TALASKA, R. WOJTYNA (Univ. of Techn. and Agricult., POLAND), R. DLUGOSZ (Poznan Univ. of Techn., POLAND and Univ. Alberta, CANADA), K. INIEWSKI (Univ. Alberta, CANADA)</i>	
Low Power Discriminators with Input Offsets Correction for Fast Multichannel Recording ASIC	316
<i>P. GRYBOS, M. IDZIK, P. MAJ, K. SWIENTEK (AGH Univ. of Science and Techn., POLAND)</i>	
Low-voltage, Low-power Solutions for Wireless Autonomous Sensors Aimed for Aml Applications	321
<i>G. NAGY, A. POPPE (Budapest Univ. of Techn. & Econom., HUNGARY)</i>	
Max-supply Selector Using a Supply Voltage Comparator	327
<i>P. MANDAL (Indian Inst. of Techn., INDIA), P.A.A. KHAN, R. PANDEY (Alliance Semiconductor India Pvt Ltd, INDIA)</i>	
MOS Translinear Principle Based Analogue Multiplier Divider	332
<i>R. GARG, J. GOVIL, P. GOEL (Univ. Delhi, INDIA)</i>	
New Ultra Low Power Switched-Current Finite Impulse Response Filters Realized in CMOS 0.18 μm Technology	337
<i>R. DLUGOSZ (Poznan Univ. of Techn., POLAND and Univ. Alberta, CANADA)</i>	
Noise Analysis and Noise Estimation of an RF Sampling Front-end Using an SC Decimation Filter	343
<i>S. ANDERSSON (Linkoping Univ., SWEDEN), J. KONOPACKI (Silesian Univ. of Techn., POLAND), J. DABROWSKI (Linkoping Univ., SWEDEN and Silesian Univ. of Techn., POLAND), C. SVENSSON (Linkoping Univ., SWEDEN)</i>	
Noise-power Trade-off in CMOS- G_m -C Channel Select Filters	349
<i>N. CHRISTOFFERS, T. FEDTSCHENKO, T. STUECKE, R. KOKOZINSKI, S. KOLNSBERG (Fraunhofer Inst., GERMANY)</i>	
Optimization of Control Memory Size of Control Unit with Codes Sharing	354
<i>A. BARKALOV, M. KOLOPIENCZYK, L. TITARENKO (Univ. Zielona Gora, POLAND)</i>	
Optimization of Speed and Power in a 16-bit Carry-skip Adder in 70nm Technology	359
<i>F. KASHFI, N. MASOUMI (Univ. Tehran, IRAN)</i>	
POEtic: A Hardware Prototyping Platform with Bio-inspired Capabilities	363
<i>J.M. MORENO (Tech. Univ. Catalunya, SPAIN), Y. THOMA, E. SANCHEZ (Swiss Federal Inst. of Techn. Lausanne, SWITZERLAND)</i>	
Programmable Clock Signal Generators for SC Structures	369
<i>A. DABROWSKI, P. PAWLOWSKI, K. SETECKI (Poznan Univ. of Techn., POLAND)</i>	
Rapid Prototyping of Algorithmic Analog Digital Converters Based on FPAA Devices	374
<i>R. SUSZYNSKI, K. WAWRYN (Koszalin Univ. of Techn., POLAND)</i>	
Scaling Rules for MOS Analog Design Reuse	378
<i>T. LEVI, N. LEWIS, J. TOMAS, P. FOUILLAT (Lab IXL Univ. Bordeaux 1, FRANCE)</i>	
SI Circuits Design Automation Using AMPLE Language	383
<i>P. SNIATALA, R. RUDNICKI (Poznan Univ. of Techn., POLAND)</i>	
Signal Conditioning Based on Programmable Analog Circuits	387
<i>P. PIETRZAK, W. TYLMAN, Z. KULESZA, B. PEKOSLAWSKI, M. MULARCZYK, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Switching Power Amplifier with Feedback for Improving Total Harmonic Distortion	393
<i>C.H. KAO, W.P. LIN, Y.J. CHUANG (National Sun Yat-sen Univ., TAIWAN)</i>	

Synthesis of Compositional Microprogram Control Units with Sharing Codes and Address Decoder	397
<i>R. WISNIEWSKI, A. BARKALOV, L. TITARENKO (Univ. Zielona Gora, POLAND)</i>	
Ultra Low Power Current-mode Algorithmic Analog-to-Digital Converter Implemented in 0.18 μ m CMOS Technology for Wireless Sensor Network	401
<i>R. DLUGOSZ (Poznan Univ. of Techn., POLAND and Univ. Alberta, CANADA), K. INIEWSKI (Univ. Alberta, CANADA)</i>	
Verticalization of Direct Structural Table in Synthesis of Mealy FSMs for FPGAs	407
<i>A. BUKOWIEC, A. BARKALOV (Univ. Zielona Gora, POLAND)</i>	

2 Thermal Issues in Microelectronics

Analysis and Design of PTAT Temperature Sensor in Digital CMOS VLSI Circuits	415
<i>A. GOLDA, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
Die Attach Thermal Monitoring of IGBT Devices	421
<i>F.N. MASANA (Tech. Univ. Catalunya, SPAIN)</i>	
Investigations of a Simple Emissivity Meter	425
<i>P. SZABO, V. SZEKELY (Budapest Univ. of Techn. & Econom. and MicReD Ltd., HUNGARY)</i>	
Non-fourier Thermal Conduction in Nano-scaled Electronic Structures	431
<i>B. VERMEERSCH, G. DE MEY (Ghent Univ., BELGIUM)</i>	
Parametric Thermal Analyses of Electronic Circuits with Green's Functions	437
<i>M. JANICKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Predictive Frequency Control for Low Power Digital Systems	441
<i>A. GOLDA, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	

3 Analysis and Modelling of ICs and Microsystems

A SystemC Test Environment for SPIN Network	449
<i>H. CHARLERY, A. GREINER (Pierre & Marie Curie Univ., FRANCE)</i>	
Analysis of Spiral Inductor Model in CMOS Circuit	454
<i>E. PIWOWARSKA, A. SIDLAREWICZ (Warsaw Univ. of Techn., POLAND)</i>	
Capacitive and Inductive Effects in Resistors Induced by Diffusion	460
<i>G. DE MEY (Ghent Univ., BELGIUM), A. MARTINEZ (LAAS - CNRS, FRANCE)</i>	
Empirical Model of Skew in Clock-distribution Grids	463
<i>D. KASPROWICZ (Warsaw Univ. of Techn., POLAND)</i>	
Estimation of Threshold Crossing Time in Low-loss Interconnects	469
<i>A. LIGOCKA, W. BANDURSKI (Poznan Univ. of Techn., POLAND)</i>	
Fast and Accurate Method for Small Signal FET Equivalent Circuit Identification	475
<i>M. MASAR, M. TOMASKA, M. KLASOVITY (Slovak Univ. of Techn., SLOVAKIA)</i>	
Interconnection Capacitances Dependence on Further Neighbourhood in the Bus - Experimental Verification of the Model	480
<i>A. JAROSZ (Inst. of Electron Techn., POLAND), A. PFITZNER (Warsaw Univ. of Techn., POLAND)</i>	
Middle Surface Approximation for Parallel and Distributed Substrate Coupling Analysis	486
<i>M.A. KARAMI, N. MASOUMI (Univ. Tehran, IRAN)</i>	
Modelling of Quantization Noise in Switched-current Sigma-Delta Modulator Using VHDL-AMS	491
<i>N. KSENTINI (Univ. Sfax, TUNISIA and ENST, FRANCE), A. FAKHFAKH (ISECS, TUNISIA), N. MASMOUDI (Univ. Sfax, TUNISIA), J.J. CHARLOT (ENST, FRANCE)</i>	
New High Frequency Model for Substrate Crosstalk Noise Injected by SOI Devices	495
<i>M.A. KARAMI, N. MASOUMI, B. FOROUZANDEH (Univ. Tehran, IRAN)</i>	

Noise Modeling of Static CMOS Gates for Low-noise Circuit Synthesis	500
<i>G. BLAKIEWICZ (Gdansk Univ. of Techn., POLAND), M. CHRZANOWSKA-JESKE (Portland State Univ., USA)</i>	
On-membrane Micromechanical Pseudomorphic HFET Microwave Characterization	504
<i>M. TOMASKA, M. KLASOVITY, M. MASAR (Slovak Univ. of Techn., SLOVAKIA)</i>	
Optimal Clock Skew Scheduling and Topology Design Tolerant to Delay Uncertainty Using Genetic Algorithms	508
<i>S. HASHEMI, N. MASOUMI, C. LUCAS (Univ. Tehran, IRAN)</i>	
Optimization of Geometric Parameters of Spiral Inductors Using Genetic Algorithms	514
<i>E. GADJEVA, V. DUREV, M. HRISTOV, D. PUKNEVA (Tech. Univ. Sofia, BULGARIA)</i>	
Processing Time and Cross Capacitive Coupling for a Winner Take All Circuit	518
<i>R.L. COSTEA, C.A. MARINOV (Polytechnic Univ. Bucharest, ROMANIA)</i>	
Statistical Power Estimation for Register Transfer Level	522
<i>Y.A. DURRANI, T. RIESGO, F. MACHADO (Polytech. Univ. Madrid, SPAIN)</i>	
Study on pH-ISFET Temperature Effect Using Implemented MOS Transistor	528
<i>I. HUMENYUK, S. PALOMAR, D. LAGRANGE, S. ASSIE, B. FRANCK, P. MARCOUL, D. MEDALE, A. MARTINEZ, P. TEMPLE-BOYER (LAAS - CNRS, FRANCE)</i>	
The Complete Passive Equivalent Circuit of the Practical OTA-based Floating Inductor	533
<i>R. BANCHUIN, B. CHIPIPOP, B. SIRINAOVAKUL (King Mongkut's Univ. of Techn., THAILAND)</i>	
The Impact of Technology Parameters on the Performance of Common-gate LNAs	538
<i>T. STUECKE, N. CHRISTOFFERS, R. KOKOZINSKI, S. KOLNSBERG, B. HOSTICKA (Fraunhofer Inst., GERMANY)</i>	
Verification of Digital System by a New Asserting Mechanism Based on IEEE 1500 SECT Standard	544
<i>V. HAHANOV, V. OBRIZAN, I. HAHANOVA (Kharkov National Univ. of Radioel., UKRAINE), E. FOMINA (Tallinn Univ. of Tech., ESTONIA)</i>	
VHDL-AMS Model Creation	549
<i>D. GUIHAL, L. ANDRIEUX, D. ESTEVE, A. CAZARRE (LAAS - CNRS, FRANCE)</i>	
VHDL-AMS Model of a 40M/S 12 Bits Pipeline ADC	555
<i>J.A. DIAZ-MADRID (Fraunhofer Inst., GERMANY), G. DOMENECH-ASENSI, J.A. LOPEZ-ALCANTUD (Polytech. Univ. Cartagena, SPAIN), H. NEUBAUER (Fraunhofer Inst., GERMANY)</i>	

4 Testing and Reliability

A Measurement Technique to Obtain the Delay Time of a Comparator in 120nm CMOS	563
<i>B. GOLL, M. SPINOLA DURANTE, H. ZIMMERMANN (Vienna Univ. of Techn., AUSTRIA)</i>	
Digital Method of Phase Shift Measuring	569
<i>R. IVANTSIV, U. MARICUTSA, T. SVIRIDOVA, M. LOBUR (Tech. Univ. Lviv, UKRAINE)</i>	
Modified Gray and Counter Sequences for Memory Test Address Generation	572
<i>S. YARMOLIK (Belarusian State Univ. of Inf. and Radioel., BELARUS), V.N. YARMOLIK (Bialystok Tech. Univ., POLAND)</i>	
Multi-signature Analysis for Interconnect Test	577
<i>T. GARBOLINO, M. KOPEC, K. GUCWA, A. HLAWICZKA (Silesian Univ. of Techn., POLAND)</i>	
Offset Loopback Test for IC RF Transceivers	583
<i>J. DABROWSKI, R. RAMZAN (Linkoping Univ., SWEDEN)</i>	
Partial Analysis for Functional Testing of Digital IP-cores	587
<i>H.J. KADIM (Liverpool JM Univ., UK)</i>	
Probabilistic Testability Measure before Pseudorandom Test Generation	591
<i>M. KAMINSKA, E. KULAK, O. GUZ (Kharkov National Univ. of Radioel., UKRAINE), V. YELISEEV (North-Donetsk Techn. Univ., UKRAINE)</i>	

Transmission Line Pulsing Tester for On-chip ESD Protection Testing	595
<i>Z. PIATEK, W.A. PLESKACZ (Warsaw Univ. of Techn., POLAND),</i>	
<i>J.F. KOLODZIEJSKI (Inst. of Electron Techn., POLAND)</i>	

5 Power Electronics

A New IGBT Model Based on Distributed PIN Model for SPICE	603
<i>L. STARZAK, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Calculations of Nonisothermal Characteristics of DC-DC Converters with the Average Models Taken into Account	607
<i>K. GORECKI, J. ZAREBSKI (Gdynia Maritime Univ., POLAND)</i>	
Characterization and Simulation of Silicon Power Devices Up to Very High Temperatures	612
<i>P. BORTHEN, G. WACHUTKA (Munich Univ. of Techn., GERMANY)</i>	
Improvement of PFC Boost Converter Energy Performance Using Silicon Carbide Diode	615
<i>M. JANICKI, D. MAKOWSKI, P. KEDZIORA, L. STARZAK, G. JABLONSKI, S. BEK (Tech. Univ. Lodz, POLAND)</i>	

6 Signal Processing

A Fast Method for Knock Detection Using Wavelet Transform	621
<i>J. FIOŁKA (Silesian Univ. of Techn., POLAND)</i>	
A High-speed Highly Pipelined 2 ⁿ -point FFT Architecture for a Dual OFDM Processor	627
<i>H.L. LIN, H. LIN, R.C. CHANG, S.W. CHEN, C.Y. LIAO, C.H. WU (National Chung Hsing Univ., TAIWAN)</i>	
An Apposite VLSI Design to Nullify Sound Reverberation in Communications	632
<i>J. GOVIL (Univ. Delhi, INDIA)</i>	
Aperture Filters Implementation for Noise Removal	636
<i>J. CHŁAPINSKI (Tech. Univ. Lodz, POLAND), S. MARSHALL (Univ. Strathclyde, UK)</i>	
Architecture of a Neural Processor for Fourth Generation '4G' Mobile Terminals	640
<i>E. DAMERGI, B.R. ABDELLATIF, A. BOUALLEGUE (National Eng. School of Tunis, TUNISIA)</i>	
Design of Decimation Filter for Multibit Sigma-Delta Modulator with Two-step Quantization	646
<i>A. KUNCHEVA (Tech. Univ. Sofia, BULGARIA), L. FUJCIK, T. MOUGEL (Brno Univ. of Techn., CZECH REPUBLIC),</i>	
<i>B. DONCHEV, M. HRISTOV (Tech. Univ. Sofia, BULGARIA)</i>	
Design of Recursive Digital Filters in View of Their Robustness	650
<i>A. BORYS (Univ. of Techn. and Agricult., POLAND)</i>	
Detection of Endpoints of Isolated Words Using Slope Transformation	655
<i>T. MARCINIAK, R. ROCHOWNIAK, A. DABROWSKI (Poznan Univ. of Techn., POLAND)</i>	
Digital Audio Information Compression Using Wavelets	660
<i>M. SERINA, S. MOSIN (Vladimir State Univ., RUSSIA)</i>	
Effects of OTA's Nonidealities on Bandpass OTA-based Tow-Thomas Biquad and Compensation via Simulated Annealing Algorithm	665
<i>R. CHAISRICHAOEN (Mae Fah Luang Univ., THAILAND), B. CHIPIPOP,</i>	
<i>B. SIRINAOVAKUL (King Mongkut's Univ. of Techn., THAILAND)</i>	
Functional Level Implementation of Evolvable Hardware Using Genetic Algorithms	671
<i>B. KARUNYA, R. UMA (Anna Univ., INDIA)</i>	
Hardware Realization of the MPEG-7 Edge Histogram Descriptor	675
<i>R. KAPELA, A. RYBARCZYK, P. SNIATALA, R. RUDNICKI (Poznan Univ. of Techn., POLAND)</i>	
Rapid Prototyping of Embedded Time Varying Digital Fourier Transform Based on Signalwave DSP/FPGA Combo Board	679
<i>G. RUBIN (Bialystok Tech. Univ., POLAND)</i>	

Reliable Iris Localization Method with Application to Iris Recognition in Near Infrared Light	684
<i>K. GRABOWSKI, W. SANKOWSKI, M. ZUBERT, M. NAPIERALSKA (Tech. Univ. Lodz, POLAND)</i>	
Robustness of Transmultiplexed Images	688
<i>P. SYPKA, M. ZIOLKO, B. ZIOLKO (AGH Univ. of Science and Techn., POLAND)</i>	
Speaker Identification and Verification Based on Cepstral Features and Fuzzy Nonlinear Classifier	692
<i>A. DUSTOR (Silesian Univ. of Techn., POLAND)</i>	
Using Neural Network for Reduction Distortion Introduced by Power Amplifier in Digital Communication Systems	698
<i>J. POCHMARA (Poznan Univ. of Techn., POLAND)</i>	

7 Embedded Systems

A Practical Approach to the Modelling, Visualising and Executing of Reactive Systems	705
<i>M. KOSTRZEWA, K. KULAKOWSKI (AGH Univ. of Science and Techn., POLAND)</i>	
Implementation of Bayesian Network in FPGA Circuit	711
<i>Z. KULESZA, W. TYLMAN (Tech. Univ. Lodz, POLAND)</i>	
Integrated Embedded Prolog Platform for Rule-based Control Systems	716
<i>G.J. NALEPA, P. ZIECIK (AGH Univ. of Science and Techn., POLAND)</i>	
Practical Aspects of Development of Embedded Systems with RTCP-nets and Adder Tools	722
<i>M. SZPYRKA (AGH Univ. of Science and Techn., POLAND)</i>	
The Linux as the Operating System for Computational Node of Custom Computing Machine Class System	728
<i>M. SZULC, J. PIERZCHLEWSKI, A. RYBARCZYK (Poznan Univ. of Techn., POLAND)</i>	
USB-based Background Mode Debugger for Freescale Processors	734
<i>K. PRZYGODA, D. MAKOWSKI, G. JABLONSKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	

8 Medical Applications

Automatic Registration of the Medical Images - T1- and T2-weighted MR Knee Images	741
<i>P. ZARYCHTA (Silesian Univ. of Techn., POLAND)</i>	
Design of a Multichannel ASIC for Large Scale Spatio-Temporal Distributed Stimulation of Neural Tissue	746
<i>P. HOTTOWY, W. DABROWSKI, A. SKOCZEN, P. WIACEK (AGH Univ. of Science and Techn., POLAND)</i>	
Infrared Thermography as a Tool for Early Diagnosis of Men Infertility Risk	752
<i>A. OLSZEWSKI (Tech. Univ. Lodz, POLAND), W. KUZANSKI (Medical Univ. Lodz, POLAND)</i>	
Live-wire Method with FCM Classification	756
<i>W. WIECLAWEK (Silesian Univ. of Techn., POLAND)</i>	
Otolith Database Analysis for Fish Age Estimation Using Neural Networks Methods	761
<i>S. BERMEJO, J. CABESTANY (Tech. Univ. Catalunya, SPAIN)</i>	
The Concept of the System for Analysis and Simulation of Neurons and Their Environment	767
<i>S. MICHALAK (Poznan Univ. of Medical Sciences and Polish Academy of Sciences, POLAND), A. RYBARCZYK, M. GORKA, M. SZULC (Poznan Univ. of Techn., POLAND)</i>	

9 Information Technology

Application for Assigning Grades to Students Using Public Key Infrastructure	773
<i>P. JACHTOMA, B. SAKOWICZ, J. WOJCIECHOWSKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Development of Advanced J2EE Solutions Based on Lightweight Containers on the Example of 'e-department' Application	779
<i>T. BAK, B. SAKOWICZ, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	

Distributed Application for Collecting Data from Mobile Devices	783
<i>M. STOKOWSKI, B. SAKOWICZ, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Easily Extendible Framework for Computational Purposes Based on JavaServer Faces	787
<i>A. FRYMARKIEWICZ, B. SAKOWICZ, M. WOJTOWSKI (Tech. Univ. Lodz, POLAND)</i>	
Electronic Document Management System	791
<i>D. OWCZAREK, J. WOJCIECHOWSKI, J. MURLEWSKI, B. SAKOWICZ, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Interactive Web-based C Tutor	793
<i>M. STANISLAWSKI, W. ZABIEROWSKI, A. NAPIERALSKI (Tech. Univ. Lodz, POLAND)</i>	
Web Application for Project Management Based on Open Source Solutions	797
<i>M. WOJTERA, B. SAKOWICZ (Tech. Univ. Lodz, POLAND)</i>	
Web Based System for Archive and Management Theses	801
<i>J. WISNICKA, M. WOJTOWSKI, K. SLUSARCZYK (Tech. Univ. Lodz, POLAND)</i>	
Index of Authors	A-1