

# **BMAS 2006**

Proceedings of the  
2006 IEEE International Behavioral  
Modeling and Simulation Workshop

San Jose, California

September 14-15, 2006

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number:                   06TH8895  
ISBN:                                        0-7803-9742-8  
Library of Congress:                    2006927930

**Additional Copies of This Publication Are Available from:**

IEEE Service Center  
445 Hoes Lane  
Piscataway, NJ 08854  
IEEE Service Center  
445 Hoes Lane  
Piscataway, NJ 08854  
Phone:           (800) 678-IEEE  
                  (732) 981-1393  
Fax:             (732) 981-9667  
E-mail:         customer-service@ieee.org

# Table of Contents

<b>Organizers</b>	<b>vi</b>
<b>Technical Program Committee</b>	<b>vii</b>
 <b>Session 1: Behavioral Model System Design/Verification 1</b>	
A SystemC/Simulink Cosimulation Framework for Continuous/Discrete-events Simulation <i>F. Bouchhima, M. Briere, G. Nicolescu, M. Abid, E. M. Aboulhamid (Ecole Polytechnique Montreal, Nat. Eng. School of Sfax, U. Montreal)</i>	<b>1</b>
Verification of Digitally Calibrated Analog Systems with Verilog-AMS Behavioral Models <i>R. O. Peruzzi (Agere Systems)</i>	<b>7</b>
Variational Compact Modeling and Simulation for Linear Dynamic Systems <i>J. Fan, N. Mi, S. X.-D. Tan (UC Riverside)</i>	<b>17</b>
Statistical Gate Level Simulation via Voltage Controlled Current Source Models <i>B. Liu, A. Kahng (UC San Diego)</i>	<b>23</b>
Behavioral-Level Performance Modeling of Analog and Mixed-Signal Systems Using Support Vector Machines <i>X. Ren, T. J. Kazmierski (U. Southampton)</i>	<b>28</b>
 <b>Session 2: Component Modeling</b>	
Mixed Modeling of a SAW Delay Line using VHDL <i>W. Wilson, G. Atkinson (NASA, Virginia Commonwealth U.)</i>	<b>34</b>
Macro-Model of Spin-Transfer Torque Based Magnetic Tunnel Junction Device for Hybrid Magnetic-CMOS Design <i>W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, Q. Mistral, E. Nicolle, B. Dieny (U. Paris, SPINTEC CEA, Alliance Crolles 2)</i>	<b>40</b>
An Extended SVD-based Terminal and Model Order Reduction Algorithm <i>P. Liu, S. X.-D. Tan, B. Yan, B. McGaughy (UC Riverside, Cadence Design Systems)</i>	<b>44</b>

A Referenced Geometry Based Configuration Scalable Mextram Model for Bipolar Transistors <i>H.-C. Wu, S. Mijalkovic, J. Burghartz (TU Delft)</i>	<b>50</b>
Modeling of Spring Constant and Pull-down Voltage of Non-Uniform RF MEMS Cantilever <i>S. C. Saha, U. Hanke, G. U. Jensen, T. Sæther (Norwegian U. Science, Vestfold U. College, SINTEF ICT)</i>	<b>56</b>

### **Session 3: Poster and Vendor Exhibits**

SCISIP – Program for Switched Circuit Analysis in Matlab <i>T. Lukl, J. Vrana, J. Misurec (Brno UT)</i>	<b>61</b>
Event-Driven Modeling and Simulation of a Digital PLL <i>J. Zhuang, Q. Du, T. Kwasniewski (Carleton U.)</i>	<b>67</b>
Simulation of Power Grid Networks Considering Wires and Lognormal Leakage Current Variations <i>N. Mi, J. Fan, S. X.-D. Tan (UC Riverside)</i>	<b>73</b>
An Approach to Analyze and Improve the Simulation Efficiency of Complex Behavioral Models <i>D. Platte, R. Sommer, E. Barke (Infineon Technologies, U. Hannover)</i>	<b>79</b>
SPICE Modeling of Free-Space Optical Systems <i>A. Hussein, A. Nounou, N. Saada, D. Atef, D. Khalil (MEMScAP Inc., SoftMEMS LLC, Ain-Shams U.)</i>	<b>85</b>
Improving the Performance of an FPGA Based Model Design for Sensor Monitoring using PlanAhead Tool <i>K. Arshak, E. Jafer, C. Ibala (U. Limerick, Xilinx)</i>	<b>91</b>

### **Session 4: Behavioral Model System Design/Verification 2**

Verification of CML Circuits used in PLL Contexts with Verilog-AMS <i>J. David (Scintera Networks Inc.)</i>	<b>97</b>
Mixed-Signals Design Automation using the MIX-SYN Framework <i>Eric Liao and Adam Postula (U. Queensland)</i>	<b>103</b>
Average Behavioral Modeling Technique for Switched-Capacitor Voltage Converters <i>D. El-Ebiary, M. Fikry, M. Dessouky, H. Ghitani (Mentor Graphics, Ain-Shams U.)</i>	<b>109</b>

A Verilog Mixed-Signal Model of a 10-bit Pipeline Analog-to-Digital Converter <i>J. Mentzer, T. Wey (Lafayette College)</i>	<b>115</b>
A New Approach for Modeling the Nonlinearity of Analog to Digital Converters Based on Spectral Components <i>N. Saada, R. Guindi, A. Salama (Mentor Graphics, Cairo U.)</i>	<b>120</b>
Expected Performance Centering for Analog/RF Designs <i>B. Liu, A. Kahng (UC San Diego)</i>	<b>126</b>

## **Session 5: Wireless Systems**

Automated Receiver Design and Optimization for 4G Wireless Communication Systems <i>D. Rodríguez de Llera González, A. Rusu, M. Ismail (KTH Stockholm)</i>	<b>132</b>
System-Level Time-Domain Behavioral Modeling for a Mobile WiMax Transceiver <i>J. He, J. S. Yang, Y. Kim, A. S. Kim (Samsung Electronics)</i>	<b>138</b>
Functional Verification of Radio Frequency SoCs using Mixed-Mode and Mixed- Domain Simulations <i>S. Joeres, S. Heinen (RWTH Aachen, Infineon Technologies)</i>	<b>144</b>
Nanometer Wireless Transceiver Modeling using Verilog-AMS and SystemC <i>M. Hujer, R. Manasek, J. O'Mahony, P. Feerick, M. Barry, B. Walsh (Silicon &amp; Software Systems Ltd.)</i>	<b>150</b>