

**2006 IEEE Dallas/CAS
Workshop on
Design Applications,
Integration and Software**

**Richardson, TX
29-30 October 2006**



**IEEE Catalog Number:
ISBN:**

**06EX1540
1-4244-0669-2**

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06EX1540
ISBN: 1-4244-0669-2
Library of Congress: 2006933184

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
 (732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

Table of Contents

Dynamic Multi-Point Rational Interpolation for Frequency-Selective Model Order Reduction	1
<i>Mehboob Alam, Arthur Nieuwoudt, Yehia Massoud</i>	
Contributions Regarding the Principles of the Minimum Dissipated Power in Stationary Regime	5
<i>Horia Andrei, Fanica Spinei, Costin Cepisca, Nicolae Voicu</i>	
Tuning Word Retiming of a Digitally-Controlled Oscillator Using RF Built-In Self Test	9
<i>Imran Bashir, Robert Bogdan Staszewski, Oren Eliezer</i>	
Spur-Free Fractional-N PLL Utilizing Precision Frequency and Phase Selection	13
<i>Erkan Bilhan, Feng Ying, Jason M. Meiners, Liming Xiu</i>	
EFFICIENT PROCEDURES FOR ANALYZING LARGE-SCALE RF CIRCUITS	17
<i>Josef Dobe</i>	
A BUILT-IN TESTER FOR MODULATION NOISE IN A WIRELESS TRANSMITTER	21
<i>Oren Eliezer, Ofer Friedman, R. Bogdan Staszewski</i>	
Feedforward Interference Cancellation in Narrow-Band Receivers.....	25
<i>Ranjit Gharpurey, Sahar Ayazian</i>	
EXACT TOFFOLI NETWORK SYNTHESIS OF REVERSIBLE LOGIC USING BOOLEAN SATISFIABILITY	29
<i>Daniel Große, Xiaobo Chen, Rolf Drechsler</i>	
OPTIMAL GATE SIZE SELECTION FOR STANDARD CELLS IN A LIBRARY	33
<i>Vipul Singhal, G Girishankar</i>	
An Approach to Interference Detection for Ultra Wideband Radio Systems	37
<i>Tien-Ling Hsieh, Peter Kinget, Ranjit Gharpurey</i>	
Supply Voltage Adaptive Low-Power Circuit Design.....	41
<i>Sami Kirolos, Yehia Massoud</i>	
Analog-to-Information Conversion via Random Demodulation	45
<i>Sami Kirolos, Jason Laska, Michael Wakin, Marco Duarte, Dror Baron, Tamer Ragheb, Yehia Massoud, Richard Baraniuk</i>	
COMPLETE FORMAL VERIFICATION OF MULTI CORE EMBEDDED SYSTEMS USING BOUNDED MODEL CHECKING	49
<i>Ulrich Kuhne, Daniel Große, Rolf Drechsler</i>	
RING OSCILLATOR PERFORMANCE AND PARASITIC EXTRACTION SIMULATION IN FINFET TECHNOLOGY	53
<i>Mak Kulkarni, Andrew Marshall, C. Rinn Cleavelin, Weize Xiong, Christian Pacha, Klaus von Armin, Thomas Schulz, Klaus Schrufer, Paul Patruno</i>	
Random Sampling for Analog-to-Information Conversion of Wideband Signals	57
<i>Jason Laska, Sami Kirolos, Yehia Massoud, Richard Baraniuk, Anna Gilbert, Mark Iwen, Martin Strauss</i>	
Boolean Function Matching using Walsh Spectral Decision Diagrams	61
<i>Jason Moore, Kenneth Fazel, Mitchell A. Thornton, D. Michael Miller</i>	
Reliable Interconnect Grid for Ultra Deep Submicron	65
<i>A. Namazi, M. Nourani, M. Saquib</i>	
PHASE NOISE REDUCTION IN HIGH SPEED FREQUENCY DIVIDER.....	69
<i>Rahul Prakash, Siraj Akhtar, Poras T. Balsara</i>	
Fractional-N Frequency Synthesizer- A Novel Approach.....	73
<i>Xiao Pu, Axel Thomsen</i>	
A Fixed-Point Implementation for QR Decomposition	77
<i>Chitranjan K. Singh, Sushma H. Prasad, Poras T. Balsara</i>	

Table of Contents

All-Digital PLL with Variable Loop Type Characteristics	81
<i>Robert Bogdan Staszewski, John Wallberg, Poras T. Balsara</i>	
POWER-SUPPLY NOISE ATTRIBUTED TIMING JITTER IN NONOVERLAPPING CLOCK GENERATION CIRCUITS	85
<i>Adam Strak, Hannu Tenhunen</i>	
HIGH THROUGHPUT, PARALLEL, SCALABLE LDPC ENCODER/DECODER ARCHITECTURE FOR OFDM SYSTEMS	89
<i>Yang Sun, Marjan Karkooti, Joseph R. Cavallaro</i>	
NOVEL VOLTAGE-MODE STRUCTURELY ALLPASS FILTERS WITHOUT EXTERNAL PASSIVE COMPONENTS	93
<i>Nil Tarim, Fatih Golcuk, Oguzhan Cicekoglu, Hakan Kuntman</i>	
DESIGN METHODOLOGY OF ON-CHIP POWER DISTRIBUTION NETWORK	97
<i>Hirokazu Tohya, Noritaka Toya</i>	
Noise Analysis of Time-to-Digital Converter in All-Digital PLLs	101
<i>Socrates D. Vamvakos, Robert Bogdan Staszewski, Mahbuba Sheba, Khurram Waheed</i>	
GRAND CHALLENGE: THE FUTURE OF CMOS SYSTEM-ON-CHIP HARDWARE AND SOFTWARE APPLICATION DEVELOPMENT (OVERVIEW PAPER)	105
<i>Brian Von Herzen, Mike Lerer</i>	
A Technique for Device Stress Relief in CMOS Class-E RF Power Amplifiers	109
<i>Xin Wang, Chih-Kai Kang, Ranjit Gharpurey</i>	