

2006 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation

**Samos, Greece
17-20 July 2006**



**IEEE Catalog Number:
ISBN:**

**06EX1297
1-4244-0155-0**

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06EX1297
ISBN: 1-4244-0155-0
LOC: 2006920528

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
 (732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

Table of Contents

Embedded Processors and Architectures

| | |
|--|----|
| Parallel Memory Implementation for Arbitrary Stride Accesses | 1 |
| <i>Eero Aho, Jarno Vanne, Timo D. Hämäläinen</i> | |
| A Table-Based Application-Specific Prefetch Engine for Object-Oriented Embedded Systems | 7 |
| <i>Saahin Hessabi, Mehdi Modarressi, Maziar Goudarzi, Hani Javanhemmat</i> | |
| On the Characterization of Data Cache Vulnerability in High-Performance Embedded Microprocessors | 14 |
| <i>Shuai Wang, Jie Hu, Sotirios G. Ziavras</i> | |
| On the Evaluation of Dense Chip-Multiprocessor Architectures | 21 |
| <i>Francisco J. Villa, Manuel E. Acacio, José M. García</i> | |

Energy Aware Processors

| | |
|--|----|
| Reduction of Energy Consumption in Processors by Early Detection and Bypassing of Trivial Operations | 28 |
| <i>Mafijul Islam, Per Stenstrom</i> | |
| Modified Hotspot Cache Architecture: A Low Energy Fast Cache for Embedded Processors | 35 |
| <i>Kashif Ali, Mokhtar Aboelaze, Suprakash Datta</i> | |
| Static Energy Saving Through Multi-Bank Memory Architecture | 43 |
| <i>Sébastien Lafond, Johan Lilius</i> | |
| Area-Aware Optimizations for Resource Constrained Branch Predictors Exploited in Embedded Processors | 50 |
| <i>Babak Salamat, Amirali Baniyasi, Kaveh Jokar Deris</i> | |

Design Space Expoloration (1)

| | |
|---|----|
| Chip Size Estimation for SOC Design Space Exploration | 56 |
| <i>Hartwig Jeschke</i> | |
| Profiling Driven Scenarion Detection and Prediction for Multimedia Applications | 63 |
| <i>Stefan Valentin Gheorghita, Twan Basten, Henk Corporaal</i> | |
| On the Calibration of Abstract Performance Models for System-level Design Space Exploration | 71 |
| <i>Andy D. Pimentel, Mark Thompson, Simon Polstra, Cagkan Erbas</i> | |
| Pareto-Based Application Specification for MP-SoC Customized Run-Time Management | 78 |
| <i>Ch. Ykman-Couvreur, V. Nollet, Th. Marescaux, E. Brockmeyer, Fr. Catthoor, H Corporaal</i> | |

Design Space Expoloration (2)

| | |
|--|----|
| Performance Improvements in Microprocessor Systems Utilizing a Copressor Data-Path | 85 |
| <i>Michalis D. Galanis, Gregory Dimitroulakos, Costas E. Goutis</i> | |
| Multi-Objective Topology Optimization for Networked Embedded Systems | 93 |
| <i>Thilo Streichert, Christian Haubelt, Jürgen Teich</i> | |

| | |
|--|-----|
| Parameterized Mapping of Algorithms onto Processor Arrays with Sub-Word Parallelism | 99 |
| <i>Reiner Schaffer, Renate Merker</i> | |
| Hardware DWT accelerator for MultiProcessor System-on-Chip on FPGA | 107 |
| <i>Simone Borgio, Davide Bosisio, Fabrizio Ferrandi, Matteo Monchiero, Marco D. Santambrogio, Donatella Sciuto, Antonino Tumeo</i> | |
| High Level System Design and Simulation | |
| An Efficient Hierarchical Fuzzy Approach for System Level System-on-a-Chip Design | 115 |
| <i>Giuseppe Ascia, Vincenzo Catania, Alessandro G. Di Nuovo, Maurizio Palesi, Davide Patti</i> | |
| Accelerating RTL Simulation by Several Orders of Magnitude Using Clock Suppression | 123 |
| <i>Hannes Muhr, Roland Höller</i> | |
| SimGate: Full-System, Cycle-Close Simulation of the Stargate Sensor Network Intermediate Node . . . | 129 |
| <i>Ye Wen, Selim Gurun, Navraj Chohan, Rich Wolski, Chandra Krintz</i> | |
| Memory-constrained Block Processing Optimization for Synthesis of DSP Software | 137 |
| <i>Ming-Yung Ko, Chung-Ching Shen, Shuvra S. Bhattacharyya</i> | |
| System and Network-on-Chip Platforms | |
| Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors | 144 |
| <i>Matteo Monchiero, Gianluca Palermo, Cristina Silvano, Oreste Villa</i> | |
| Performance Evaluation of RISC-based SoC Platforms in Network Processing Applications | 152 |
| <i>Rainer Ohlendorf, Thomas Wild, Michael Meitinger, Holm Rauchfuss, Andreas Herkersdorf</i> | |
| FLUX Networks: Interconnects on Demand | 160 |
| <i>Stamatis Vassiliadis, Ioannis Sourdis</i> | |
| Reconfigurable Processors and Applications of Embedded Systems | |
| On-Chip Communication in Run-Time Assembled Reconfigurable Systems | 168 |
| <i>Pete Sedcole, Peter Y. K. Cheung, George A. Constantinides, Wayne Luk</i> | |
| Multi-objective Optimal Controller Synthesis for Heterogeneous Embedded Systems | 177 |
| <i>Lech Józwiak, Dominik Gawłowski, Aleksander Ślusarczyk</i> | |
| Throughput optimization via cache partitioning for embedded multiprocessors | 185 |
| <i>Anca M. Molnos, Sorin D. Cotofana, Marc J. M. Heijligers, Jos T. J. van Eijndhoven</i> | |
| Author Index | A-1 |