

2006 International Conference on Reconfigurable Computing and FPGAs

**San Luis Potosi, Mexico
27-29 September 2006**



IEEE Catalog Number:
ISBN:

06EX1560
1-4244-0689-7

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06EX1560
ISBN: 1-4244-0689-7
LOC: 2006933802

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
 (732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

Table of Contents

2006 IEEE International Conference on Reconfigurable Computing and FPGA's – ReConFig'06

Organizing Committee	viii
Program Committee	ix
Preface	x

Invited Talk

The Growing Complexity of FPGA CAD Tools
David Karchmer, Altera

Session I: Reconfigurable Architectures I

A Self-reconfigurable Multimedia Player on FPGA	6
<i>Javier Castillo, Pablo Huerta, Cesar Pedraza, José Ignacio Martínez</i>	
Reconfigurable Microkernel-based RTOS: Mechanisms and Methods for Run-Time Reconfiguration	12
<i>Marcelo Götz and Florian Dittmann</i>	
Mesh Mapping Exploration on Coarse Grained Reconfigurable Array Architectures	20
<i>Marcos Vinícius Silva, Ricardo Ferreira, Alisson Garcia and João M. P. Cardoso</i>	
A Reconfigurable Simulation Framework for Financial Computation	30
<i>Jacob A. Bower, David B. Thomas, Wayne Luk and Oskar Mencer</i>	
A Block-Based Open Source Approach for a Reconfigurable Virtual Instrumentation Platform Using FPGA Technology	39
<i>Andres Cicuttin, Maria Liz Crespo, Alexander Shapiro and Nizar Abdallah</i>	
FASE: An Open Run-Time Reconfigurable FPGA Architecture for Tamper-Resistant and Secure Embedded Systems	47
<i>Sumanta Chaudhuri, Jean-Luc Danger, Sylvain Guilley and Philippe Hoogvorst</i>	

Session II: Tools

Communications Interfaces Generation for HW/SW Architecture in the STARSoC Environment	58
<i>Abdelhalim Samahi, El-Bay Bourennane, and Sami Boukhechem</i>	
Executing Algorithms for Dynamic Dataflow Reconfigurable Hardware – The Operators Protocol	64
<i>Jorge Luiz e Silva and Eduardo Marques</i>	
Tuning Coarse-Grained Reconfigurable Architectures towards an Application Domain	71
<i>Julio Oliveira Filho, Thomas Schweizer, Tobias Oppold, Tommy Kuhn and Wolfgang Rosenstiel</i>	
Exploring Non-Traditional Hardware-Software Interaction	78
<i>Jorge A. Surís and Peter Athanas</i>	
A Physical Resource Management Approach to Minimizing FPGA Partial Reconfiguration Overhead	86
<i>Heng Tan and Ronald F. DeMara</i>	

Session III: Applications I: Bio-inspired systems

Preliminary Steps Towards Protein Folding Prediction Using Reconfigurable Computing	92
<i>Nilton B. Armstrong Jr., Heitor S. Lopes, Carlos R. Erig Lima</i>	
Implementation of a Parallel Algorithm for Protein Pairwise Alignment Using Reconfigurable Computing	99
<i>Guilherme L. Moritz, Cristiano Jory, Heitor S. Lopes and Carlos R. Erig Lima</i>	
Expediting GA-Based Evolution Using Group Testing Techniques for Reconfigurable Hardware	106
<i>Rashad Oreifej, Carthik A. Sharma and Ronald F. DeMara</i>	
Digital Hardware Architectures of Kohonen's Self Organizing Feature Maps with Exponential Neighboring Function	114
<i>Jorge Peña, Mauricio Vanegas and Andrés Valencia</i>	
Bio-inspired & Traditional Approaches to Obtain Fault Tolerance	122
<i>Carlos E. Gutiérrez Salmerón, Andrés D. García García and Reynaldo Félix Acuña</i>	

Session IV: Physical design

A QCA Implementation of a Configurable Logic Block for an FPGA	132
<i>Timothy Lantz and Eric Peskin</i>	
Robust Ultra-Low Power Subthreshold Logic Flip-Flop Design for Reconfigurable Architectures	142
<i>Ameet Chavan, Gaurav Dukle, Ben Graniello, Eric MacDonald</i>	
Measuring Leakage Power in Nanometer CMOS 6T-SRAM Cells	149
<i>Marcos R. de Alba-Rosano and Andrés D. García García</i>	

Session V: Applications II

A $GF(2^m)$ Inverter and its Application in a Reconfigurable Tate Pairing Processor	158
<i>Maurice Keller, Robert Ronan, William Marnane and Colin Murphy</i>	
An FPGA Implementation of the LMS Adaptive Filter for Audio Processing	168
<i>Ahmed Elhossini, Shawki Areibi and Robert Dony</i>	
$GF(2^m)$ Arithmetic Modules for Elliptic Curve Cryptography	176
<i>Miguel Morales-Sandoval and Claudia Feregrino-Urbe</i>	
Design Space Exploration for an Adaptive Noise Cancellation Algorithm	184
<i>E. Martínez de Icaya, V. Rodellar, C. González, V. Peinado, V. García</i>	
Decision Tree Based FPGA-Architecture for Texture Sea State Classification	191
<i>Santos López Estrada and René Cumplido</i>	
Realization of the Sound Space Environment for the Radiation-tolerant Space Craft	198
<i>Hiroyuki Kawai, Yoshiki Yamaguchi and Moritoshi Yasunaga</i>	

Session VI: Image and Video Processing

Reconfigurable Implementation of Wavelets Integer Lifting Transforms for Image Compression	208
<i>S. L. Bishop, S. Rai, B. Gunturk, J. L. Trahan and R. Vaidyanathan</i>	
Real Time FPGA-based Architecture for Video Applications	217
<i>Griselda Saldaña and Miguel Arias Estrada</i>	

FPGA-based Pipeline Architecture to Transform Cartesian Images into Foveal Images by Using a new Foveation Approach	227
<i>José Martínez and Leopoldo Altamirano</i>	
Change-Driven Image Processing Architecture with Adaptive Threshold for Optical-Flow Computation	237
<i>Julio C. Sosa, Rocío Gómez-Fabela, José A. Boluda and Fernando Pardo</i>	
Robust cDNA Microarray Image Processing on a Hand-held Device	245
<i>P. Gómez, F. Díaz, B. Belean, R. Malutan, B. Stetter, R. Martínez and V. Rodellar</i>	
Session VII: Reconfigurable Architectures II	
Modelling and Quantitative Analysis of Coupling Mechanism of Programmable Processor Cores and Arithmetic Oriented eFPGA Macros	252
<i>T. von Sydow, M. Korb, B. Neumann, H. Blume and T. G. Noll</i>	
Towards the Implementation of Path Concepts for a Reconfigurable Bit-Serial Synchronous Architecture	262
<i>Florian Dittmann, Achim Rettberg and Raphael Weber</i>	
Configuration and Programming of Heterogeneous Multiprocessors on a Multi-FPGA System Using TMD-MPI	270
<i>Manuel Saldaña, Daniel Nunes, Emanuel Ramalho and Paul Chow</i>	
Datapath and ISA Customization for Soft VLIW Processors	280
<i>Mazen A. R. Saghir, Mohamad El-Majzoub and Patrick Akl</i>	
Implementation, Simulation and Validation of Dispatching Algorithms for Elevator Systems	290
<i>Daniel M. Muñoz, Carlos H. Llanos, Mauricio Ayala-Rincón and Rudi van Els</i>	
Session VIII: Education and Applications III	
8-bit CISC Microprocessor Core for Teaching Applications in the Digital Systems Laboratory	300
<i>Romero-Troncoso R. de J., Ordaz-Moreno A., Vite-Frias J. A. and Garcia-Perez A.</i>	
FPGA-Based Educational Platform for Wireless Transmission Using System Generator	305
<i>G. E. Martínez-Torres, J. M. Luna-Rivera and R. E. Balderas-Navarro</i>	
An FPGA Implementation of Linear Kernel Support Vector Machines	314
<i>Omar Piña-Ramírez, Raquel Valdés-Cristerna and Oscar Yáñez-Suárez</i>	
Implementation of Simulation Algorithms in FPGA for Real Time Simulation of Electrical Networks with Power Electronics Devices	320
<i>Julio C. G. Pimentel</i>	
High Performance Power Spectrum Analysis Using a FPGA Based Reconfigurable Computing Platform	328
<i>Yogindra Abhyankar, Sajish C, Yogesh Agarwal, C. R. Subrahmanya and Peeyush Prasad</i>	
VHDL Core for the Computation of the One-Dimensional Discrete Cosine Transform	333
<i>Ulises S. Mendoza-Camarena and René de Jesús Romero-Troncoso</i>	
Author Index	A-I