

**Proceedings of the
2006 IEEE/ACM/IFIP Workshop on
Embedded Systems for Real Time Multimedia**

**Editors: Soonhoi Ha and Samarjit Chakraborty
October 2006**

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright ©2006 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog Number: 06EX1464
ISBN: 0-7803-9783-5
Library of Congress: 2006928411

TABLE OF CONTENTS

Copyright information	ii
Welcome message from the organizing committee	iii
Technical Program Committee	iv
Author Index	139

Invited Talks

Real-Time Processing on Configurable Multimedia Systems	3
<i>Kees Visser</i>	
Recent Developments in Video Compression Standards and Their Impact on Implementation Complexity: From Scalable to Multi-View Video Coding	4
<i>Iole Moccagatta</i>	

Session 1: Algorithm Adaptation for Efficient Implementation

Hardware/Software Partitioned Implementation of Real-Time Object-Oriented Camera for Arbitrary-Shaped MPEG-4 Contents	7
<i>Jisu Kim, Hyuk-Jae Lee, Tae-Ho Lee, Myungje Cho, Jae-Beom Lee</i>	
A Low Complexity MPEG Video Decoder with Arbitrary Downscaling Capability	13
<i>Shu Shi, Feng Liu, Xu Cheng</i>	

Session 2: Design Methodology for Multimedia Architectures

An Estimation Methodology for Designing Instruction Cache Memory of Embedded Systems	21
<i>Nikolaos Kroupis, Stylianos Marmagkakis, Dimitrios Soudris</i>	
A Mixed-Level Co-Simulation Method for System-Level Design Space Exploration	27
<i>Mark Thompson, Andy D. Pimentel, Simon Polstra, Cagkan Erbas</i>	
Resource Manager for Non-Preemptive Heterogeneous Multiprocessor System-on-Chip	33
<i>Akash Kumar, Bart Mesman, Bart Theelen, Henk Corporaal, Yajun Ha</i>	

Session 3: Power Optimization and Energy Characterization

High-Level Power Management of Audio Power Amplifiers for Portable Multimedia Applications	41
<i>Kyungsoo Lee, Youngjin Cho, Naehyuck Chang</i>	
Annotation Based Multimedia Streaming Over Wireless Networks	47
<i>Radu Cornea, Alex Nicolau, Nikil Dutt</i>	
A Low-Power Implementation of 3D Graphics System for Embedded Mobile Systems	53
<i>Chanmin Park, Hyunhee Kim, Jihong Kim</i>	
An Energy Characterization Framework for Software-Based Embedded Systems	59
<i>Donghoon Lee, Tohru Ishihara, Masanori Muroyama, Hiroto Yasuura, Farzan Fallah</i>	

Session 4: Multimedia Architectures

Locality Management Using Multiple SPMs on the Multi-Level Computing Architecture	67
<i>Ahmed M. Abdelkhalek, Tarek S. Abdelrahman</i>	
A Hardware/Software Co-Reconfigurable Multimedia Architecture	73
<i>Yong-Kyu Jung</i>	
Neighbors-on-Path: A New Selection Strategy for On-Chip Networks	79
<i>Giuseppe Ascia, Vincenzo Catania, Maurizio Palesi, Davide Patti</i>	

Session 5: Design Case Studies

HW/SW Co-Design and Implementation of Multi-Standard Video Decoding	87
<i>Feng Liu, Rui Guo, Shu Shi, Xu Cheng</i>	
FPGA Accelerator for Real-Time Skin Segmentation	93
<i>Bart de Ruijsscher, Georgi N. Gaydadjiev, Jeroen Lichtenauer, Emile Hendriks</i>	

continues...

Session 6: Hardware and Interface Synthesis

Muir Hardware Synthesis for Multimedia Applications	101
<i>S. Fischaber, J. McAllister, R. Woods, E. Malins</i>	
TTL Hardware Interface: A High-Level Interface for Streaming Multiprocessor Architectures	107
<i>Tomas Henriksson, Pieter van der Wolf</i>	

Session 7: Embedded Software Techniques

Loop Nest Splitting for WCET-Optimization and Predictability Improvement	115
<i>Heiko Falk, Martin Schwarzer</i>	
Design of a WCET-Aware C Compiler	121
<i>Heiko Falk, Paul Lokuciejewski, Henrik Theiling</i>	
A Communication Interface for Multiprocessor Signal Processing Systems	127
<i>Sankalita Saha, Shuvra S. Bhattacharyya, Wayne Wolf</i>	
Use of a Bit-True Data Flow Analysis for Processor-Specific Source Code Optimization	133
<i>Heiko Falk, Jens Wagner, André Schaefer</i>	