

IEEE/ACM International Conference on Computer Aided Design Digest of Technical Papers

**San Jose, CA
5-9 November 2006**

Volume 1 of 2



**IEEE Catalog Number: 06CH37762
ISBN: 978-1-4244-3618-7**

**Copyright © 2006 by The Association for Computing Machinery.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06CH37762
ISBN: 978-1-4244-3618-7
ISSN: 1092-3152

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
 (732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

Table of Contents

Dynamic Power Management Using Machine Learning	1
<i>Gaurav Dhiman, Tajana Simunic Rosing</i>	
Dynamic Voltage and Frequency Management Based on Variable Update Intervals for Frequency Setting	9
<i>M. Najibi, M. Salehi, A. Afzali Kusha, M. Pedram, S.M. Fakhraie, H. Pedram</i>	
Temperature-Aware Leakage Minimization Technique for Real-Time Systems	15
<i>Lin Yuan, Sean Leventhal, Gang Qu</i>	
Energy Budgeting for Battery-Powered Sensors with a Known Task Schedule	19
<i>Daler Rakhmatov</i>	
Stepping Forward with Interpolants in Unbounded Model Checking	26
<i>Gianpiero Cabodi, Marco Murciano, Sergio Nocco, Stefano Quer</i>	
Decomposing Image Computation for Symbolic Reachability Analysis Using Control Flow Information	33
<i>David Ward, Fabio Somenzi</i>	
Automatic Memory Reductions for RTL Model Verification	40
<i>Panagiotis Manolios, Sudarshan K. Srinivasan, Daron Vroon</i>	
Accelerating High-Level Bounded Model Checking	48
<i>Malay K. Ganai, Aarti Gupta</i>	
Simultaneous Power and Thermal Integrity Driven via Stapling in 3D ICs	56
<i>Hao Yu, Joanna Ho, Lei He</i>	
Yield Prediction for 3D Capacitive Interconnections	63
<i>A. Fazzi, L. Magagni, M. De Dominicis, P. Zoffoli, R. Canegallo, P.L. Rolandi, A. Sangiovanni-Vincentelli, R. Guerrieri</i>	
Layer Minimization of Escape Routing in Area Array Packaging	69
<i>Renshen Wang, Rui Shi, Chung-Kuan Cheng</i>	
Network Coding for Routability Improvement in VLSI	74
<i>Nikhil Jayakumar, Kanupriya Gulati, Sunil P. Khatri, Alexander Sprintson</i>	
From Micro to Nano: MEMS as an Interface to the Nano World	78
<i>Bernhard E. Boser</i>	
CMOS-MEMS Integration: Why, How and What?	80
<i>Ann Witvrouw</i>	
Information Processing in Nanoscale Arrays: DNA Assembly, Molecular Devices, Nano-Array Architectures	82
<i>Richard A. Kiehl</i>	
Molecular Organic Electronic Circuits	84
<i>Vladimir Bulovi, Ioannis Kymissis, Ivan Nausieda, Kevin Ryu, Annie Wang, Akintunde Ibitayo Akinwande, Charles G. Sodini</i>	
Organic Electronic Device Modeling at the Nanoscale	86
<i>Conor Madigan, Vladimir Bulovic</i>	
Variability and Yield Improvement: Rules, Models, and Characterization	88
<i>K.L. Shepard, D.N. Maynard</i>	
Improvements to Combinational Equivalence Checking	90
<i>Alan Mishchenko, Satrajit Chatterjee, Robert Brayton, Niklas Een</i>	
SMT(CLU): A Step toward Scalability in System Verification	98
<i>Hossein M. Sheini, Karem A. Sakallah</i>	
Solving the Minimum-Cost Satisfiability Problem Using SAT Based Branch-and-Bound Search	106
<i>Zhaohui Fu, Sharad Malik</i>	
Verification Through the Principle of Least Astonishment	114
<i>Beth Isaksen, Valeria Bertacco</i>	

Table of Contents

Performance-Oriented Statistical Parameter Reduction of Parameterized Systems via Reduced Rank Regression.....	122
<i>Zhuo Feng, Peng Li</i>	
Faster, Parametric Trajectory-Based Macromodels via Localized Linear Reductions	130
<i>Saurabh K. Tiwary, Rob A. Rutenbar</i>	
Robust Estimation of Parametric Yield under Limited Descriptions of Uncertainty.....	138
<i>Wei-Shen Wang, Michael Orshansky</i>	
From Molecular Interactions to Gates: A Systematic Approach	145
<i>Josep Carmona, Jordi Cortadella, Yousuke Takada, Ferdinand Peper</i>	
A Spectrally Accurate Integral Equation Solver for Molecular Surface Electrostatics	153
<i>Shih-Hsien Kuo, Jacob White</i>	
Using CAD to Shape Experiments in Molecular QCA.....	161
<i>Michael Niemier, Michael Crocker, X. Sharon Hu, Marya Lieberman</i>	
Stable and Compact Inductance Modeling of 3-D Interconnect Structures.....	169
<i>Hong Li, Venkataramanan Balakrishnan, Cheng-Kok Koh</i>	
A Fast Block Structure Preserving Model Order Reduction for Inverse Inductance Circuits.....	175
<i>Hao Yu, Yiyu Shi, Lei He, David Smart</i>	
Fullwave Volumetric Maxwell Solver Using Conduction Modes	181
<i>Salvador Ortiz, Roberto Suaya</i>	
Joint Design-Time and Post-Silicon Minimization of Parametric Yield Loss Using Adjustable Robust Optimization.....	187
<i>Murari Mani, Ashish K. Singh, Michael Orshansky</i>	
Optimal Useful Clock Skew Scheduling in the Presence of Variations Using Robust ILP Formulations	195
<i>Vaibhav Nawale, Thomas W. Chen</i>	
State Re-Encoding for Peak Current Minimization	201
<i>Shih-Hsu Huang, Chia-Ming Chang, Yow-Tyng Nieh</i>	
A Statistical Framework for Post-Silicon Tuning through Body Bias Clustering	207
<i>Sarvesh H. Kulkarni, Dennis Sylvester, David Blaauw</i>	
A Gate Delay Model Focusing on Current Fluctuation over Wide-Range of Process and Environmental Variability.....	215
<i>Ken'ichi Shinkai, Masanori Hashimoto, Atsushi Kurokawa, Takao Onoye</i>	
Practical Variation-Aware Interconnect Delay and Slew Analysis for Statistical Timing Verification.....	222
<i>Xiaoji Ye, Peng Li, Frank Liu</i>	
Analysis and Modeling of CD Variation for Statistical Static Timing	228
<i>Brian Cline, Kaviraj Chopra, David Blaauw, Yu Cao</i>	
From Single Core to Multi-Core: Preparing for a New Exponential.....	235
<i>Jeff Parkhurst, John Darringer, Bill Grundmann</i>	
UML for ESL Design ... Basic Principles, Tools, and Applications.....	241
<i>W. Mueller, A. Rosti, S. Bocchio, E. Riccobene, P. Scandurra, W. Dehaene, Y. Vanderperren</i>	
On Bounding the Delay of a Critical Path	249
<i>Leonard Lee, Li-C. Wang</i>	
A Delay Fault Model for At-Speed Fault Simulation and Test Generation.....	257
<i>Irith Pomeranz, Sudhakar M. Reddy</i>	
Efficient Boolean Characteristic Function for Fast Timed ATPG.....	264
<i>Yu-Min Kuo, Yue-Lung Chang, Shih-Chieh Chang</i>	
Exploring Linear Structures of Critical Path Delay Faults to Reduce Test Efforts	268
<i>Shun-Yen Lu, Pei-Ying Hsieh, Jing-Jia Liou</i>	

Table of Contents

Fast Decap Allocation Based on Algebraic Multigrid	275
<i>Cheng Zhuo, Jiang Hu, Min Zhao, Kangsheng Chen</i>	
Precise Identification of the Worst-Case Voltage Drop Conditions in Power Grid Verification.....	280
<i>Nestoras Evmorfopoulos, Dimitris Karampatzakis, Georgios Stamoulis</i>	
Importance of Volume Discretization of Single and Coupled Interconnects.....	287
<i>Ahmed Shebaita, Dusan Petranovic, Yehea Ismail</i>	
Handling Inductance in Early Power Grid Verification	295
<i>Nahi H. Abdul Ghani, Farid N. Najm</i>	
Mapping Arbitrary Logic Functions into Synchronous Embedded Memories for area Reduction on FPGAs	303
<i>Gordon R. Chiu, Deshanand P. Singh, Valavan Manohararajah, Stephen D. Brown</i>	
Factor Cuts.....	311
<i>Satrajit Chatterjee, Alan Mishchenko, Robert Brayton</i>	
An Efficient Technique for Synthesis and Optimization of Polynomials in GF(2m)	319
<i>Abusaleh M. Jabir, Dhiraj K. Pradhan, Jimson Mathew</i>	
Cost-Aware Synthesis of Asynchronous Circuits Based on Partial Acknowledgement	326
<i>Yu Zhou, Danil Sokolov, Alex Yakovlev</i>	
A Revisit to Floorplan Optimization by Lagrangian Relaxation.....	332
<i>Chuan Lin, Hai Zhou, Chris Chu</i>	
Fast Wire Length Estimation by Net Bundling for Block Placement	340
<i>Tan Yan, Hiroshi Murata</i>	
Fast and Robust Quadratic Placement Combined with an Exact Linear Net Model.....	347
<i>Peter Spindler, Frank M. Johannes</i>	
A High-Quality Mixed-Size Analytical Placer Considering Preplaced Blocks and Density Constraint	355
<i>Tung-Chieh Chen, Zhe-Wei Jiang, Tien-Chang Hsu, Hsin-Chen Chen, Yao-Wen Chang</i>	
Testing Delay Faults in Asynchronous Handshake Circuits.....	361
<i>Feng Shi, Yiorgos Makris</i>	
A Novel Framework for Faster-than-at-Speed Delay Test Considering IR-Drop Effects.....	366
<i>Nisar Ahmed, Mohammad Tehranipoor, Vinay Jayaram</i>	
Design Optimization for Single-Event Upset Robustness Using Simultaneous Dual-VDD and Sizing Techniques.....	372
<i>Mihir R. Choudhury, Quming Zhou, Kartik Mohanram</i>	
Enhanced Error Vector Magnitude (EVM) Measurements for Testing WLAN Transceivers.....	378
<i>Erkan Acar, Sule Ozev, Kevin B. Redmond</i>	
A Linear-Time Approach for Static Timing Analysis Covering all Process Corners.....	385
<i>Sari Onaissi, Farid N. Najm</i>	
A Framework for Statistical Timing Analysis Using Non-Linear Delay and Slew Models.....	393
<i>Sarvesh Bhardwaj, Praveen Ghanta, Sarma Vrudhula</i>	
An Accurate Sparse Matrix Based Framework for Statistical Static Timing Analysis	399
<i>Anand Ramalingam, Ashish Kumar Singh, Sani R. Nassif, Gi-Joon Nam, Michael Orshansky, David Z. Pan</i>	
A New Statistical Max Operation for Propagating Skewness in Statistical Timing Analysis	405
<i>Kaviraj Chopra, Bo Zhai, David Blaauw, Dennis Sylvester</i>	
Cache Miss Clustering for Banked Memory Systems	412
<i>O. Ozturk, G. Chen, M. Kandemir, M. Karakoy</i>	
A Bitmask-Based Code Compression Technique for Embedded Systems.....	419
<i>Seok-Won Seong, Prabhat Mishra</i>	

Table of Contents

Allocation Cost Minimization for Periodic Hard Real-Time Tasks in Energy-Constrained DVS Systems.....	423
<i>Jian-Jia Chen, Tei-Wei Kuo</i>	
Application-Specific Customization of Parameterized FPGA Soft-Core Processors	429
<i>David Sheldon, Rakesh Kumar, Roman Lysecky, Frank Vahid, Dean Tullsen</i>	
TP-PPV: Piecewise Nonlinear, Time-Shifted Oscillator Macromodel Extraction for Fast, Accurate PLL Simulation.....	437
<i>Xiaolue Lai, Jaijeet Roychowdhury</i>	
Verification of Analog/Mixed-Signal Circuits Using Labeled Hybrid Petri Nets	443
<i>Scott Little, Nicholas Seegmiller, David Walter, Chris Myers, Tomohiro Yoneda</i>	
PPV-HB: Harmonic Balance for Oscillator/PLL Phase Macromodel	451
<i>Ting Mei, Jaijeet Roychowdhury</i>	
Loop Pipelining for High-Throughput Stream Computation Using Self-Timed Rings.....	457
<i>Gennette Gill, John Hansen, Montek Singh</i>	
Thermal-Induced Leakage Power Optimization by Redundant Resource Allocation	465
<i>Min Ni, Seda Ogrençi Memik</i>	
Guaranteeing Performance Yield in High-Level Synthesis.....	471
<i>W.-L. Hung, Xiaoxia Wu, Yuan Xie</i>	
Information Theoretic Approach to Address Delay and Reliability in Long On-Chip Interconnects	478
<i>Rohit Singhal, Gwan Choi, Rabi Mahapatra</i>	
Analytical Modeling of SRAM Dynamic Stability	483
<i>Bin Zhang, Ari Arapostathis, Sani Nassif, Michael Orshansky</i>	
A High-Level Compact Pattern-Dependent Delay Model for High-Speed Point-to-Point Interconnects.....	491
<i>Tudor Murgan, Massoud Momeni, Alberto Garcia Ortiz, Manfred Glesner</i>	
Design and CAD Challenges in 45nm CMOS and Beyond	497
<i>David J. Frank, Ruchir Puri, Dorel Toma</i>	
Robust System Level Design with Analog Platforms.....	502
<i>F. De Bernardinis, P. Nuzzo, A. Sangiovanni Vincentelli</i>	
Template-Based Parasitic-Aware Optimization and Retargeting of Analog and RF Integrated Circuit Layouts	510
<i>Nuttorn Jangkrjarng, Lihong Zhang, Sambuddha Bhattacharya, Nathan Kohagen, C.-J. Richard Shi</i>	
Analog Placement with Symmetry and Other Placement Constraints	517
<i>Yiu-Cheong Tam, Evangeline F.Y. Young, Chris Chu</i>	
Designing Application-Specific Networks on Chips with Floorplan Information.....	523
<i>Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo</i>	
Fast and Accurate Transaction Level Models Using Result Oriented Modeling	531
<i>Gunar Schirner, Rainer Dömer</i>	
Optimal Memoryless Encoding for Low Power Off-Chip Data Buses.....	537
<i>Yeow Meng Chee, Charles J. Colbourn, Alan C.H. Ling</i>	
A Network-Flow Approach to Timing-Driven Incremental Placement for ASICs.....	543
<i>Shantanu Dutt, Huan Ren, Fenghua Yuan, Vishal Suthar</i>	
Timing-Driven Placement for Heterogeneous Field Programmable Gate Array	551
<i>Bo Hu</i>	
Voltage Island Aware Floorplanning for Power and Timing Optimization	557
<i>Wan-Ping Lee, Hung-Yi Liu, Yao-Wen Chang</i>	
Decoupling Capacitor Planning and Sizing for Noise and Leakage Reduction.....	563
<i>Eric Wong, Jacob Minz, Sung Kyu Lim</i>	

Table of Contents

A Timing Dependent Power Estimation Framework Considering Coupling	569
<i>Debjit Sinha, DiaaEldin Khalil, Yehea Ismail, Hai Zhou</i>	
Algorithms for MIS Vector Generation and Pruning	576
<i>Kenneth S. Stevens, Florentin Dartu</i>	
Timing Model Reduction for Hierarchical Timing Analysis	583
<i>Shuo Zhou, Yi Zhu, Yuanfang Hu, Ronald Graham, Mike Hutton, Chung-Kuan Cheng</i>	
A Unified Non-Rectangular Device and Circuit Simulation Model for Timing and Power	591
<i>Sean X. Shi, Peng Yu, David Z. Pan</i>	
Microarchitecture Parameter Selection to Optimize System Performance Under Process Variation	597
<i>Xiaoyao Liang, David Brooks</i>	
Thermal Sensor Allocation and Placement for Reconfigurable Systems	605
<i>Rajarshi Mukherjee, Somsubhra Mondal, Seda Ogresci Memik</i>	
Thermal Characterization and Optimization in Platform FPGAs	611
<i>Priya Sundararajan, Aman Gayasen, N. Vijaykrishnan, T. Tuan</i>	
Performance Analysis of Concurrent Systems with Early Evaluation	616
<i>Jorge Júlvez, Jordi Cortadella, Michael Kishinevsky</i>	
Near-Term Industrial Perspective of Analog CAD	624
<i>Christopher Labrecque</i>	
Design Automation for Analog: The Next Generation of Tool Challenges	626
<i>Rob A. Rutenbar</i>	
Automation in Mixed-Signal Design: Challenges and Solutions in the Wake of the Nano Era	629
<i>Trent McConaghy, Georges Gielen</i>	
FastRoute: A Step to Integrate Global Routing into Placement	632
<i>Min Pan, Chris Chu</i>	
Trunk Decomposition Based Global Routing Optimization	640
<i>Devang Jariwala, John Lillis</i>	
Optimizing Yield in Global Routing	648
<i>Dirk Müller</i>	
Wire Density Driven Global Routing for CMP Variation and Timing	655
<i>Minsik Cho, David Z. Pan, Hua Xiang, Ruchir Puri</i>	
An Analytical Model for Negative Bias Temperature Instability	661
<i>Sanjay V. Kumar, Chris H. Kim, Sachin S. Sapatnekar</i>	
Soft Error Derating Computation in Sequential Circuits	665
<i>Hossein Asadi, Mehdi B. Tahoori</i>	
Soft Error Reduction in Combinational Logic Using Gate Resizing and Flipflop Selection	670
<i>Rajeev R. Rao, David Blaauw, Dennis Sylvester</i>	
Current Path Analysis for Electrostatic Discharge Protection	678
<i>Hung-Yi Liu, Chung-Wei Lin, Szu-Jui Chou, Wei-Ting Tu, Chih-Hung Liu, Yao-Wen Chang, Sy-Yen Kuo</i>	
System-Wide Energy Minimization for Real-Time Tasks: Lower Bound and Approximation	684
<i>Xiliang Zhong, Cheng-Zhong Xu</i>	
Online Task-Scheduling for Fault-Tolerant Low-Energy Real-Time Systems	690
<i>Tongquan Wei, Piyush Mishra, Kaijie Wu, Han Liang</i>	
Energy Management for Real-Time Embedded Systems with Reliability Requirements	696
<i>Dakai Zhu, Hakan Aydin</i>	
Exploiting Soft Redundancy for Error-Resilient On-Chip Memory Design	703
<i>Shuo Wang, Lei Wang</i>	

Table of Contents

System-Level Process-Driven Variability Analysis for Single and Multiple Voltage-Frequency Island Systems	709
<i>Diana Marculescu, Siddharth Garg</i>	
Physical Aware Frequency Selection for Dynamic Thermal Management in Multi-Core Systems	715
<i>Rajarshi Mukherjee, Seda Ogrenci Memik</i>	
A New RLC Buffer Insertion Algorithm	721
<i>Zhanyuan Jiang, Shiyang Hu, Jiang Hu, Zhuo Li, Weiping Shi</i>	
Clock Buffer Polarity Assignment for Power Noise Reduction	726
<i>Rupak Samanta, Ganesh Venkataraman, Jiang Hu</i>	
Combinatorial Algorithms for Fast Clock Mesh Optimization	731
<i>Ganesh Venkataraman, Zhuo Feng, Jiang Hu, Peng Li</i>	
An Electrothermally-Aware Full-Chip Substrate Temperature Gradient Evaluation Methodology for Leakage Dominant Technologies with Implications for Power Estimation and Hot-Spot Management.....	736
<i>Sheng-Chih Lin, Kaustav Banerjee</i>	
Adaptive Multi-Domain Thermal Modeling and Analysis for Integrated Circuit Synthesis and Design	743
<i>Yonghong Yang, Changyun Zhu, Zhenyu (Peter) Gu, Li Shang, Robert P. Dick</i>	
Leakage Power Dependent Temperature Estimation to Predict Thermal Runaway in FinFET Circuits.....	751
<i>Jung Hwan Choi, Aditya Bansal, Mesut Meterelliyo, Jayathi Murthy, Kaushik Roy</i>	
Runtime Distribution-Aware Dynamic Voltage Scaling	755
<i>Sungpack Hong, Sungjoo Yoo, Hoonsang Jin, Kyu-Myung Choi, Jeong-Taek Kong, Soo-Kwan Eo</i>	
Formal Model of Data Reuse Analysis for Hierarchical Memory Organizations.....	763
<i>Ilie I. Luican, Hongwei Zhu, Florin Balasa</i>	
An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems	769
<i>Chin-Hsien Wu, Tei-Wei Kuo</i>	
Design and Integration Methods for a Multi-Threaded Dual Core 65nm Xeon® Processor.....	775
<i>Raj Varada, Mysore Sriram, Kris Chou, James Guzzo</i>	
Counterflow Pipelining: Architectural Support for Preemption in Asynchronous Systems Using Anti-Tokens.....	779
<i>Manoj Ampalam, Montek Singh</i>	
A New Paradigm for Low-Power, Variation-Tolerant Circuit Synthesis Using Critical Path Isolation.....	787
<i>Swaroop Ghosh, Swarup Bhunia, Kaushik Roy</i>	
Efficient Process-Hotspot Detection Using Range Pattern Matching	793
<i>H. Yao, S. Sinha, C. Chiang, X. Hong, Y. Cai</i>	
Post-Routing Redundant via Insertion and Line End Extension with via Density Consideration	801
<i>Kuang-Yao Lee, Ting-Chi Wang, Kai-Yuan Chao</i>	
Post-Placement Voltage Island Generation	809
<i>Royce L.S. Ching, Evangeline F.Y. Young, Kevin C.K. Leung, Chris Chu</i>	
Prospects for Emerging Nanoelectronics in Mainstream Information Processing Systems	815
<i>Jeffrey Bokor</i>	
Carbon Nanotube for Potential Electronic and Optoelectronic Applications	817
<i>Jia Chen</i>	
Carbon Nanotube Transistor Circuits ... Models and Tools for Design and Performance Optimization.....	819
<i>H.-S. Philip Wong, Jie Deng, Arash Hazeghi, Tejas Krishnamohan, Gordon C. Wan</i>	
Technology Migration Techniques for Simplified Layouts with Restrictive Design Rules	823
<i>Xiaoping Tang, Xin Yuan</i>	
Fill for Shallow Trench Isolation CMP.....	829
<i>Andrew B. Kahng, Puneet Sharma, Alexander Zelikovsky</i>	

Table of Contents

An Optimal Simultaneous Diode/Jumper Insertion Algorithm for Antenna Fixing	837
<i>Zhe-Wei Jiang, Yao-Wen Chang</i>	
Performances Improvement of FPGA Using Novel Multilevel Hierarchical Interconnection Structure	843
<i>Hayder Mrabet, Zied Marrakchi, Pierre Souillot, Habib Mehrez</i>	
Un/DoPack: Re-Clustering of Large System-on-Chip Designs with Interconnect Variation for Low-Cost FPGAs.....	848
<i>Marvin Tom, David Leong, Guy Lemieux</i>	
Studying a GALS FPGA Architecture Using a Parameterized Automatic Design Flow	856
<i>Xin Jia, Ranga Vemuri</i>	
Conjoining Soft-Core FPGA Processors.....	862
<i>David Sheldon, Rakesh Kumar, Frank Vahid, Dean Tullsen, Roman Lysecky</i>	
High-Level Synthesis Challenges and Solutions for a Dynamically Reconfigurable Processor	870
<i>Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, Toru Awashima, Kazutoshi Wakabayashi</i>	
Platform-Based Resource Binding Using a Distributed Register-File Microarchitecture	877
<i>Jason Cong, Yiping Fan, Wei Jiang</i>	
A Code Refinement Methodology for Performance-Improved Synthesis from C	884
<i>Greg Stitt, Frank Vahid, Walid Najjar</i>	
Leveraging Protocol Knowledge in Slack Matching.....	892
<i>Girish Venkataramani, Seth C. Goldstein</i>	
Application-Independent Defect-Tolerant Crossbar Nano-Architectures.....	898
<i>Mehdi B. Tahoori</i>	
Nanowire Addressing with Randomized-Contact Decoders	903
<i>Eric Rachlin, John E. Savage</i>	
On the Use of Bloom Filters for Defect Maps in Nanocomputing	911
<i>Gang Wang, Wenrui Gong, Ryan Kastner</i>	