

2006 IFIP International Conference on Very Large Scale Integration

**Nice, France
16-18 October 2006**



IEEE Catalog Number:
ISBN:

06EX1450
3-901882-19-7

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06EX1450

ISBN: 3-901882-19-7

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854

Phone: (800) 678-IEEE
(732) 981-1393

Fax: (732) 981-9667

E-mail: customer-service@ieee.org

Table of Contents

Probabilistic CMOS Technology: A Survey Future Directions	1
<i>Bilge E. S. Akgul, Lakshmi N. Chakrapani, Pinar Korkmaz, Krishna V. Palem</i>	
Can Asynchronous Techniques Help the SoC Designer?	7
<i>Alan J. Martin</i>	
State-Holding in Look-Up Tables: Application to Asynchronous Logic	12
<i>Laurent Fesquet, Bertrand Folco, Mathieu Steiner, Marc Renaudin</i>	
MDCT IP Core Generator with Architectural Model Simulation	18
<i>Peter Malik, Marcel Balaz, Tomas Pikula, Martin Simlastik</i>	
A graph-coloring approach to the allocation and tasks scheduling for reconfigurable architectures	24
<i>Marco Giorgetta, Marco Santambrogio, Donatella Sciuto, Paola Spoletini</i>	
Automatic Dataflow Execution with Reconfiguration and Dynamic Instruction Merging	30
<i>Antonio Carlos S. Beck, Victor F. Gomes, Luigi Carro</i>	
Architectures for High Dynamic Range, High Speed Image Sensor Readout Circuits	36
<i>Sam Kavusi, Kunal Ghosh, Abbas El Gamal</i>	
Circuit and Device Technologies for CMOS functional Image Sensors	42
<i>Shoji Kawahito</i>	
Oversampled Time Estimation Techniques for Precision Photonic Detectors	48
<i>Robert Henderson, Bruce Rae, David Renshaw, Edoardo Charbon</i>	
Motion Compensation Decoder Architecture for H.264/AVC Main Profile Targeting HDTV	52
<i>Arnaldo Azevedo, Bruno Zatt, Luciano Agostini, Sergio Bampi</i>	
High-Throughput Montgomery Modular Multiplication	58
<i>R.V.Kamala, M.B.Srinivas</i>	
A HIGH PERFORMANCE HARDWARE ARCHITECTURE FOR HALF-PIXEL ACCURATE H.264 MOTION ESTIMATION	63
<i>Sinan Yalcin and Ilker Hamzaoglu</i>	
An Efficient Scheduler for Circuit-Switched Network-on-Chip Architectures	68
<i>Hsin-Chou Chi and Chia-Ming Wu</i>	
Fast IP-Core Generation in a Partial Dynamic Reconfiguration Workflow	74
<i>Matteo Murgida, Alessandro Panella, Vincenzo Rana, Marco D. Santambrogio, Donatella Sciuto</i>	
Comparison of An Æthereal Network on Chip and A Traditional Interconnect for A Multi-Processor DVB-T System on Chip	80
<i>Chris Bartels, Jos Huisken, Kees Goossens, Patrick Groeneveld, Jef van Meerbergen</i>	
A High Performance SoC On-chip-bus with Multiple Channels and Routing Processes	86
<i>Sanghun Lee, Chanho Lee</i>	
Signal Coverage Computation in Formal Verification	92
<i>Hamid Shojaei, Masoumeh Sayyaran</i>	
Modelling Heterogeneous Interactions in SoC Verification	98
<i>Justin Xu, Cheng-Chew Lim</i>	
PEACH: A Novel Architecture for Probabilistic Combinational Equivalence Checking	104
<i>Shih-Chieh Wu, Chun-Yao Wang</i>	
A Fast SAT Solver Strategy Based on Negated Clauses	110
<i>Romanelli Zuim, Jose T. Sousa, Claudionor N. Coelho</i>	
On Efficient Behavioral Modeling to Accurately Predict Supply Noise Effects of PLL Designs in Real Systems	116
<i>Chin-Cheng Kuo, Chien-Nan Jimmy Liu</i>	

Table of Contents

Variation-Aware, Library Compatible Delay Modeling Strategy	122
<i>Luis Guerra e Silva , Zhenhai Zh, Joel R. Phillips, L. Miguel Silveira</i>	
An Algorithm for I/O Partitioning Targeting 3D Circuits and Its Impact on 3D-Vias	128
<i>Renato Hentschke, Sandro Sawicki, Marcelo Johann, Ricardo Reis</i>	
A VHDL Generation Tool for Optimized Parallel FIR Filters	134
<i>Vagner S. Rosa, Eduardo Costa, Sergio Bampi</i>	
A Complete Multi-Processor System-on-Chip FPGA-Based Emulation Framework	140
<i>Pablo G. Del Valle, David Atienza, Ivan Magan, Javier G. Flores, Esther A. Perez, Jose M. Mendias, Luca Benini, Giovanni De Micheli</i>	
An Application Mapping Methodology and Case Study for Multi-Processor On-Chip Architectures	146
<i>Giovanni Beltrame, Donatella Sciuto, Cristina Silvano, Pierre Paulin, Essaid Bensoudane</i>	
A Predictable Communication Scheme for Embedded Multiprocessor Systems	152
<i>Derin Harmanci, Nuria Pazos, Paolo Ienne, Yusuf Leblebici</i>	
Designing Message-Dependent Deadlock Free Networks on Chips for Application-Specific Systems on Chips	158
<i>Srinivasan Murali, Paolo Meloni, Federico Angiolini, David Atienza, Salvatore Carta, Luca Benini, Giovanni De Micheli, Luigi Raffo</i>	
Detecting DNA by field effect transistor arrays	164
<i>Ulrich Bockelmann</i>	
Innovative Optoelectronic Approaches to Biomolecular Analysis with Arrays of Silicon Devices	169
<i>C. Guiducci, C. Stagni, M. Brocchi, M. Lanzoni, B. Riccò, A. Nascetti, D. Caputo, G. de Cesare</i>	
HUMAN++: EMERGING TECHNOLOGY FOR BODY AREA NETWORKS	175
<i>Bert Gyselinckx, Ruud Vullers, Chris Van Hoof, Julien Ryckaert, Refet Firat Yazicioglu, Paolo Fiorini, Vladimir Leonov</i>	
Security evaluation of dual rail logic against DPA attacks	181
<i>A. Razafindraibe, P. Maurine, M. Robert, M. Renaudin</i>	
A low power high performance CMOS voltage-mode quaternary full adder	187
<i>Ricardo Cunha Gonçalves da Silva, Henri Ivanov Boudinov, Luigi Carro</i>	
A Power- and Area-Efficient SRAM Core Architecture for Super-Parallel Video Processing	192
<i>Junichi Miyakoshi, Yuichiro Murachi, Masaki Hamamoto, Takahiro Inuma, Tomokazu Ishihara, Hiroshi Kawaguchi, Masahiko Yoshimoto, Tetsuro Matsuno</i>	
Evaluation of Variable Grain Logic Cell Architecture for Reconfigurable Device	198
<i>Motoki Amagasaki, Takuro Shimokawa, Kazunori Matsuyama, Ryoichi Yamaguchi, Hideaki Nakayama, Naoto Hamabe, Masahiro Iida, Toshinori Sueyoshi</i>	
Efficient Power Management Strategy of FPGAs Using a Novel Placement Technique	204
<i>Kostas Siozios, Dimitrios Soudris, Antonios Thanailakis</i>	
High Speed Area Efficient Multi-resolution 2-D 9/7 filter DWT Processor	210
<i>S. Raghunath, S. M. Aziz</i>	
A 6.35Mbps 1024-bit RSA crypto coprocessor in a 0.18um CMOS technology	216
<i>Xuemi Zhao, Zhiying Wang, Hongyi Lu, Kui Dai</i>	
Tabu Search Based On-Chip Communication Bus Synthesis for Shared Multi-Bus Based Architecture	222
<i>Sujan Pandey, Nurten Utlu, Manfred Glesner</i>	
Architecture of an HDTV Intraframe Predictor for a H.264 Decoder	228
<i>Wagston Tassoni Staehler, Eduardo Agostini Berriel, Altamiro Amadeu Susin, Sérgio Bampi</i>	
Implementation of Structured ASIC Fabric Using Via-Programmable Differential MCML Cells	234
<i>Stephane Badel, Ilhan Hatirnaz, Yusuf Leblebici, Elizabeth J. Brauer</i>	

Table of Contents

BIST Scheme for Low Heat Dissipation and Reduced Test Application Time	239
<i>Malav Shah, Dipankar Nagchoudhuri</i>	
The Demand and Practical Approach for 100x Test Compression	245
<i>Ron Press, Jay Jahangiri</i>	
DESIGN OF A RECONFIGURABLE MULTIPROCESSOR CORE FOR HIGHER PERFORMANCE AND RELIABILITY OF EMBEDDED SYSTEMS	251
<i>R.V.Kshirsagar, R.M.Patrikar</i>	
Directed Convergence Heuristic: A fast & novel approach to Steiner Tree Construction.....	255
<i>Shampa Chakraverty, Arvind Batra, Aman Rathi</i>	
Technical Documentation of Software and Hardware in Embedded Systems	261
<i>Beate Muranko, Rolf Drechsler</i>	
Design of a 1.2-V 130nm CMOS 13-bit@40MS/s Cascade 2-2-1 Continuous-Time S. Modulator.....	267
<i>R. Tortosa, A. Aceituno, J.M. de la Rosa, F.V. Fernández, A. Rodríguez-Vázquez</i>	
Pseudo Floating-Gate Inverter with Feedback Control	272
<i>Yngvar Berg, Omid Mirmotahari</i>	
Main Memory Energy Optimization for Multi-Task Applications	278
<i>Hanene Ben Fradj, Cécile Belluedy, Michel Auguin</i>	
EXOR Projected Sum of Products	284
<i>Anna Bernasconi, Valentina Ciriani, Roberto Cordone</i>	
Task Partitioning Oriented Architecture Exploration Method for Dynamic Reconfigurable Architectures.....	290
<i>Ittetsu Taniguchi, Kyoko Ueda, Keishi Sakamushi, Yoshinori Takeuchi, Masaharu Imai</i>	
Energy Conscious Simultaneous Voltage Scaling and On-chip Communication Bus Synthesis	296
<i>Sujan Pandey, Tudor Murgan, Manfred Glesner</i>	
Simultaneous Placement and Buffer Planning for Reduction of Power Consumption in Interconnects and Repeaters	302
<i>T. Murgan, O. Mitea, S. Pandey, P. B. Bacinschi, M. Glesner</i>	
A New Test Generation Model for Broadside Transition Testing of Partial Scan Circuits	308
<i>Tsuyoshi Iwagaki, Satoshi Ohtake, Hideo Fujiwara</i>	
Improving ATPG Gate-Level Fault Coverage by using Test Vectors generated from Behavioral HDL Descriptions	314
<i>Margrit Reni Krug, Marcelo Soares Lubaszewski, Marcelo de Souza Moraes</i>	
CAT platform for analogue and mixed-signal test evaluation and optimization	320
<i>Ahcène Bounceur, Salvador Mir, Luis Rolíndez, Emmanuel Simeu</i>	
Study of a BIST Technique for CMOS Active Pixel Sensors.....	326
<i>L. Lizarraga, S. Mir, G. Sicard, A. Bounceur</i>	
Soft Error Resilient System Design through Error Correction	332
<i>Subhasish Mitra, Ming Zhang, Norbert Seifert, T.M. Mak, Kee Sup Kim</i>	
Organic Computing at the System on Chip Level.....	338
<i>A. Bouajila, J. Zeppenfeld, W. Stechele, A. Herkersdorf, A. Bernauer, O. Bringmann, W. Rosenstiel</i>	
Reliability issues in deep deep sub-micron technologies: time-dependent variability and its impact on embedded system design	342
<i>Antonis Papanikolaou, Miguel Miranda, Hua Wang, Francky Catthoor</i>	
A New Phase Noise Model for TSPC based divider.....	348
<i>X. P. Yu, M. A. Do, J. G. Ma, K. S. Yeo</i>	

Table of Contents

A 200-MHz CMOS Mixed-Mode Sample-and-Hold Circuit for Pipelined ADCs.....	352
<i>Shan Jiang, Manh Anh Do, Kiat Seng Yeo</i>	
A 5.4-GHz Low-Power Swallow-Counterless Frequency Synthesizer with a Nonlinear PFD.....	357
<i>Yue-Fang Kuo, Ro-Min Weng, Chun-Yu Liu</i>	
Energy-Efficient Scheduling for Autonomous Mobile Robots.....	361
<i>Jeff Brateman, Changjiu Xian, Yung-Hsiang Lu</i>	
Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design.....	367
<i>Se Hun Kim, Vincent J. Mooney III</i>	
System-level Dynamic Power Management Techniques for Communication Intensive Devices.....	373
<i>Rodrigo M. Passos, Jos Augusto Nacif, Raquel A. F. Mini, Antonio A. F. Loureiro, Antonio O. Fernandes, Claudionor N. Coelho Jr.</i>	
Configurable On-Line Global Energy Optimization in Multi-Core Embedded Systems Using Principles of Analog Computation	379
<i>Zeynep Toprak Deniz, Yusuf Leblebici, Eric Vittoz</i>	
SOC Debug Challenges and Tools.....	385
<i>Kenneth Schultz, Ketan Paranjape</i>	
Reduced Instrumentation and Optimized Fault Injection Control for Dependability Analysis.....	391
<i>P. Vanhauwaert, R. Leveugle, P. Roche</i>	
On-Line Test Vector Generation from Temporal Constraints Written in PSL.....	397
<i>Yann Oddos, Katell Morin-Allory, Dominique Borrione</i>	
Structural-Based Power-Aware Assignment of Don't Cares for Peak Power Reduction during Scan Testing.....	403
<i>N. Badereddine, P. Girard, S. Pravossoudovitch, H.-J. Wunderlich, C. Landrault, A. Virazel</i>	