

Proceedings of the

ASP-DAC 2006

Asia and South Pacific Design Automation Conference
2006

January 24-January 27, 2006
Pacifico Yokohama
Yokohama, Japan

Sponsored by:

IEEE Circuits and Systems Society
ACM SIGDA
IEICE (Institute of Electronics, Information and
Communication Engineers)
IPSJ (Information Processing Society of Japan)

Supported by:

JEITA (Japan Electronics and Information Technologies
Industry Association)
STARC (Semiconductor Technology Academic
Research Center)
SCAT (Support Center for Advanced Telecommunications
Technology Research, Foundation)

In Cooperation with:

JNTO (Japan National Tourist Organization)
City of Yokohama

Additional Copies may be ordered from:

IEEE Order Dept.
Hoes Lane
P.O. Box 1331
Piscataway, NJ 08854, U.S.A.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright ©2006 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog Number: 06EX1199 (CD-ROM Version: 06EX1199C)
ISBN: 0-7803-9451-8 (CD-ROM Version: 0-7803-9452-6)
Library of Congress: 2005932176

CONTENTS

Session 1A Formal Methods for Coverage and Scalable Verification

Chair(s): Kiyoharu Hamaguchi, Valeria Bertacco

1A-1	Transition-Based Coverage Estimation for Symbolic Model Checking <i>Xingwen Xu, Shinji Kimura, Kazunari Horikawa, Takehiko Tsuchiya</i>	1
1A-2	Word Level Functional Coverage Computation <i>Bijan Alizadeh</i>	7
1A-3	Discovering the Input Assumptions in Specification Refinement Coverage <i>Prasenjit Basu, Sayantan Das, Pallab Dasgupta, Partha P Chakrabarti</i>	13
1A-4	Refinement Strategies for Verification Methods Based on Datapath Abstraction <i>Zaher Semon Andraus, Mark Hammond Liffiton, Karem Ahmad Sakallah</i>	19
1A-5	Generation of Shorter Sequences for High Resolution Error Diagnosis Using Sequential SAT <i>Sung-Jui Pan, Kwang-Ting Cheng, John Moondanos, Ziyad Hanna</i>	25

Session 1B Interconnect for High-End SoC

Chair(s): Yoshinori Takeuchi, Juinn-Dar Huang

1B-1	Constraint-Driven Bus Matrix Synthesis for MPSoC <i>Sudeep Pasricha, Nikil Dutt, Mohamed Ben-Romdhane</i>	30
1B-2	Improving Routing Efficiency for Network-on-Chip through Contention-Aware Input Selection <i>Dong Wu, Bashir M. Al-Hashimi, Marcus T. Schmitz</i>	36
1B-3	Physical Design Implementation of Segmented Buses to Reduce Communication Energy <i>Jin Guo, Antonis Papanikolaou, Pol Marchal, Francky Catthoor</i>	42
1B-4	Co-Synthesis of a Configurable SoC Platform based on a Network on Chip Architecture <i>Mário Pereira Véstias, Horácio Neto</i>	48
1B-5	Customized SIMD Unit Synthesis for System on Programmable Chip - A Foundation for HW/SW Partitioning with Vectorization <i>Muhammad Omer Cheema, Omar Hammami</i>	54

Session 1C
Timing Analysis and Optimization

Chair(s): Ryuichi Yamaguchi, Atsushi Kurokawa

1C-1	Robust Analytical Gate Delay Modeling for Low Voltage Circuits <i>Anand Ramalingam, Sreekumar V. Kodakara, Anirudh Devgan, David Z. Pan</i>	61
1C-2	CGTA: Current Gain-based Timing Analysis for Logic Cells <i>Shahin Nazarian, Massoud Pedram, Tao Lin, Emre Tuncer</i>	67
1C-3	Efficient Static Timing Analysis Using a Unified Framework for False Paths and Multi-Cycle Paths <i>Shuo Zhou, Bo Yao, Hongyu Chen, Yi Zhu, Chung-Kuan Cheng, Mike Hutton</i>	73
1C-4	Crosstalk Analysis using Reconvergence Correlation <i>Sachin Shrivastava, Rajendra Pratap, Harindranath Parameswaran, Manuj Verma</i>	79
1C-5	Process-Induced Skew Reduction in Nominal Zero-Skew Clock Trees <i>Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown</i>	84

Session 1D
University Design Contest

Chair(s): Kazutoshi Kobayashi, Takahiko Arakawa

1D-1	A Low Dynamic Power and Low Leakage Power 90-nm CMOS Square-Root Circuit <i>Tadayoshi Enomoto, Nobuaki Kobayashi</i>	90
1D-2	A High-Throughput Low-Power Fully Parallel 1024-bit 1/2-Rate Low Density Parity Check Code Decoder in 3-Dimensional Integrated Circuits <i>Lili Zhou, Cherry Wakayama, Nuttorn Jangkrajarn, Bo Hu, Richard Shi</i>	92
1D-3	A 16-Bit, Low-Power Microsystem with Monolithic MEMS-LC Clocking <i>Robert M. Senger, Eric D. Marsman, Michael S. McCorquodale, Richard B. Brown</i>	94
1D-4	Ultra-Low Voltage Power Management Circuit and Computation Methodology for Energy Harvesting Applications <i>Chi-Ying Tsui, Hui Shao, Wing-Hung Ki, Feng Su</i>	96
1D-5	A 0.5-V Sigma-Delta Modulator Using Analog T-Switch Scheme for the Sub-threshold Leakage Suppression <i>Koichi Ishida, Atit Tamtrakarn, Takayasu Sakurai</i>	98
1D-6	An Implementation of a CMOS Down-Conversion Mixer for GSM1900 Receiver <i>Fangqing Chu, Wei Li, Junyan Ren</i>	100

CONTENTS

1D-7	Integrated Direct Output Current Control Switching Converter using Symmetrically-Matched Self-Biased Current Sensors <i>Yat-Hei Lam, Suet-Chui Koon, Wing-Hung Ki, Chi-Ying Tsui</i>	102
1D-8	Adaptively-Biased Capacitor-Less CMOS Low Dropout Regulator with Direct Current Feedback <i>Yat-Hei Lam, Wing-Hung Ki, Chi-Ying Tsui</i>	104
1D-9	A Built-in Power Supply Noise Probe for Digital LSIs <i>Mitsuya Fukazawa, Koichiro Noguchi, Makoto Nagata, Kazuo Taki</i>	106
1D-10	A 476-gate-count Dynamic Optically Reconfigurable Gate Array VLSI chip in a standard 0.35μm CMOS Technology <i>Minoru Watanabe, Fuminori Kobayashi</i>	108
1D-11	Measurement Results of Within-Die Variations on a 90nm LUT Array for Speed and Yield Enhancement of Reconfigurable Devices <i>Kazuya Katsuki, Manabu Kotani, Kazutoshi Kobayashi, Hidetoshi Onodera</i> . .	110
1D-12	High-Throughput Decoder for Low-Density Parity-Check Code <i>Tatsuyuki Ishikawa, Kazunori Shimizu, Takeshi Ikenaga, Satoshi Goto</i>	112
1D-13	Hardware Implementation of Super Minimum All Digital FM Demodulator <i>Nursani Rahmatullah, Arif Nugroho</i>	114
1D-14	Designing a Custom Architecture for DCT Using NISC Technology <i>Bitu Gorjiara, Mehrdad Reshadi, Daniel Gajski</i>	116
1D-15	A 52mW 1200MIPS Compact DSP for Multi-Core Media SoC <i>Shih-Hao Ou, Tay-Jyi Lin, Chao-Wei Huang, Yu-Ting Kuo, Chie-Min Chao, Chih-Wei Liu, Chein-Wei Jen</i>	118
1D-16	Implementation of H.264/AVC Decoder for Mobile Video Applications <i>Suh Ho Lee, Ji Hwan Park, Seon Wook Kim, Sung Jea Ko, Suki Kim</i>	120
1D-17	A High-Performance Platform-Based SoC for Information Security <i>Min Wu, Xiaoyang Zeng, Jun Han, Yongyi Wu, Yibo Fan</i>	122
1D-18	Configurable Multi-Processor Architecture and its Processor Element Design <i>Tsutomu Nishimura, Takuji Miki, Hiroaki Sugiura, Yuki Matsumoto, Masatsugu Kobayashi, Toshiyuki Kato, Tsutomu Eda, Hironori Yamauchi</i>	124
1D-19	Design and Implementation of Transducer for ARM-TMS Communication <i>Hansu Cho, Samar Abdi, Daniel Gajski</i>	126

Session 2A Software Techniques for Efficient SoC Design
--

Chair(s): Qiang Zhu, Ahmed Jerraya

2A-1	Energy Savings through Embedded Processing on Disk System <i>Seung Woo Son, Guangyu Chen, Mahmut Kandemir, Fehui Li</i>	128
------	---	-----

2A-2	Energy-Aware Computation Duplication for Improving Reliability in Embedded Chip Multiprocessors <i>Guilin Chen, Mahmut Kandemir, Feihui Li</i>	134
2A-3	Object Duplication for Improving Reliability <i>Guilin Chen, Guangyu Chen, Mahmut Kandemir, Narayanan Vijaykrishnan, Mary Jane Irwin</i>	140
2A-4	Mapping and Configuration Methods for Multi-Use-Case Networks on Chips <i>Srinivasan Murali, Martijn Coenen, Andrei Radulescu, Kees Goossens, Giovanni De Micheli</i>	146
2A-5	Conversion of Reference C Code to Dataflow Model: H.264 Encoder Case Study <i>Hyeyoung Hwang, Taewook Oh, Hyunuk Jung, Soonhoi Ha</i>	152

Session 2B

Application Examples with Leading Edge Design Methodology

Chair(s): In-Cheol Park, Hideharu Amano

2B-1	SAVS: A Self-Adaptive Variable Supply-Voltage Technique for Process - Tolerant and Power-Efficient Multi-issue Superscalar Processor Design <i>Hai Li, Yiran Chen, Kaushik Roy, Cheng-Kok Koh</i>	158
2B-2	The Design and Implementation of a Low-Latency On-Chip Network <i>Robert Mullins, Andrew West, Simon Moore</i>	164
2B-3	A Near Optimal Deblocking Filter for H.264 Advanced Video Coding <i>Shen-Yu Shih, Cheng-Ru Chang, Youn-Long Lin</i>	170
2B-4	Image Segmentation and Pattern Matching Based FPGA/ASIC Implementation Architecture of Real-Time Object Tracking <i>Kousuke Yamaoka, Takashi Morimoto, Hidekazu Adachi, Tetsushi Koide, Hans Juergen Mattausch</i>	176
2B-5	Prefetching-Aware Cache Line Turnoff for Saving Leakage Energy <i>Ismail Kadayif, Mahmut Kandemir, Feihui Li</i>	182

Session 2C

Placement

Chair(s): Evangeline F.Y. Young, Shin'ichi Wakabayashi

2C-1	A Robust Detailed Placement for Mixed-Size IC Designs <i>Jason Cong, Min Xie</i>	188
2C-2	FastPlace 2.0: An Efficient Analytical Placer for Mixed-Mode Designs <i>Natarajan Viswanathan, Min Pan, Chris Chu</i>	195

CONTENTS

2C-3	Timing-Driven Placement Based on Monotone Cell Ordering Constraints <i>Chanseok Hwang, Massoud Pedram</i>	201
2C-4	Constraint Driven I/O Planning and Placement for Chip-package Co-design <i>Jinjun Xiong, Yiu-Chung Wong, Eginio Sarto, Lei He</i>	207
2C-5	Simultaneous Block and I/O Buffer Floorplanning for Flip-Chip Design <i>Chih-Yang Peng, Wen-Chang Chao, Yao-Wen Chang, J.-H. Wang</i>	213

<p style="text-align: center;">Session 2D Special Session: Electrothermal Design of Nanoscale Integrated Circuits</p>

Chair(s): Dennis Sylvester, Mongkol Ekpanyapong

2D-1	Electrothermal Analysis and Optimization Techniques for Nanoscale Integrated Circuits <i>Yong Zhan, Brent Goplen, Sachin S. Sapatnekar</i>	219
2D-2	Electrothermal Engineering in the Nanometer Era: From Devices and Interconnects to Circuits and Systems <i>Kaustav Banerjee, Sheng-Chih Lin, Navin Srivastava</i>	223
2D-3	Area Optimization for Leakage Reduction and Thermal Stability in Nanometer Scale Technologies <i>Ja Chun Ku, Yehea Ismail</i>	231
2D-4	Compact Thermal Models for Estimation of Temperature-dependent Power/Performance in FinFET Technology <i>Aditya Bansal, Mesut Meterellioz, Siddharth Singh, Jung Hwan Choi, Jayathi Murthy, Kaushik Roy</i>	237

<p style="text-align: center;">Session 3A Logic Synthesis</p>

Chair(s): Shinji Kimura, Shih-Chieh Chang

3A-1	An Anytime Symmetry Detection Algorithm for ROBDDs <i>Neil Kettle, Andy King</i>	243
3A-2	High Level Equivalence Symmetric Input Identification <i>Ming-Hong Su, Chun-Yao Wang</i>	249
3A-3	Fast Multi-Domain Clock Skew Scheduling for Peak Current Reduction <i>Shih-Hsu Huang, Chia-Ming Chang, Yow-Tyng Nieh</i>	254
3A-4	Low Area Pipelined Circuits by Multi-clock Cycle Paths and Clock Scheduling <i>Bakhtiar Affendi Rosdi, Atsushi Takahashi</i>	260

3A-5	A Transduction-based Framework to Synthesize RSFQ Circuits <i>Shigeru Yamashita, Katsunori Tanaka, Hideyuki Takada, Koji Obata, Kazuyoshi Takagi</i>	266
------	--	-----

<p>Session 3B</p> <p>Future Technical Directions for Design Automation</p>
--

Chair(s): Makoto Nagata, Ryuichi Fujimoto

3B-1	Fast Simulation of Large Networks of Nanotechnological and Biochemical Oscillators for Investigating Self-Organization Phenomena <i>Xiaolue Lai, Jaijeet Roychowdhury</i>	273
3B-2	Newton: A Library-Based Analytical Synthesis Tool for RF-MEMS Resonators <i>Michael S. McCorquodale, James L. McCann, Richard B. Brown</i>	279
3B-3	Jitter Decomposition in Ring Oscillators <i>Qingqi Dou, Jacob Abraham</i>	285
3B-4	A Fast Methodology for First-Time-Correct Design of PLLs Using Nonlinear Phase-Domain VCO Macromodels <i>Prashant Goyal, Xiaolue Lai, Jaijeet Roychowdhury</i>	291
3B-5	Double Edge Triggered Feedback Flip-Flop in Sub 100nm Technology <i>Seid Hadi Rasouli, Amir Amirabadi, Azam Seyedi, Ali Afzali-Kusha</i>	297

<p>Session 3C</p> <p>Routing and Interconnect Optimization</p>
--

Chair(s): Youichi Shiraishi, Tong Jing

3C-1	Post-Routing Redundant Via Insertion for Yield/Reliability Improvement <i>Kuang-Yao Lee, Ting-Chi Wang</i>	303
3C-2	Temperature-Aware Routing in 3D ICs <i>Tianpei Zhang, Yong Zhan, Sachin S. Sapatnekar</i>	309
3C-3	Closed Form Solution for Optimal Buffer Sizing Using The Weierstrass Elliptic Function <i>Sebastian Vogel, Martin D.F. Wong</i>	315
3C-4	An O(mn) Time Algorithm for Optimal Buffer Insertion of Nets with m Sinks <i>Zhuo Robert Li, Weiping Shi</i>	320
3C-5	Spec-based Flip-Flop and Latch Repeater Planning <i>Man Chung Hon</i>	326

CONTENTS

Session 3D Special Session: Flash Memory in Embedded Systems

Chair(s): Tohru Ishihara, Hiroyuki Tomiyama

- 3D-1 **Current Trends in Flash Memory Technology**
Sang Lyul Min, Eyee Hyun Nam 332
- 3D-2 **Configurability of Performance and Overheads in Flash Management**
Tei-Wei Kuo, Jen-Wei Hsieh, Li-Pin Chang, Yuan-Hao Chang 334

Session 4A Resolving Timing Issues: Design and Test

Chair(s): Masaki Hashizume, Kazumi Hatayama

- 4A-1 **Delay Defect Screening for a 2.16GHz SPARC64 Microprocessor**
Noriyuki Ito, Akira Kanuma, Daisuke Maruyama, Hitoshi Yamanaka, Tsuyoshi Mochizuki, Osamu Sugawara, Chihiro Endoh, Masahiro Yanagida, Takeshi Kono, Yutaka Isoda, Kazunobu Adachi, Takahisa Hiraide, Shigeru Nagasawa, Yaroku Sugiyama, Eizo Ninoi 342
- 4A-2 **A Dynamic Test Compaction Procedure for High-quality Path Delay Testing**
Masayasu Fukunaga, Seiji Kajihara, Xiaoqing Wen, Toshiyuki Maeda, Shuji Hamada, Yasuo Sato 348
- 4A-3 **Delay Variation Tolerance for Domino Circuits**
Kai-Chiang Wu, Cheng-Tao Hsieh, Shih-Chieh Chang 354
- 4A-4 **Efficient Identification of Multi-Cycle False Path**
Kai Yang, Tim Cheng 360
- 4A-5 **IEEE Standard 1500 Compatible Interconnect Diagnosis for Delay and Crosstalk Faults**
Katherine Shu-Min Li, Yao-Wen Chang, Chauchin Su, Chung-Len Lee, Jwu E Chen 366

Session 4B Leading Edge Design Methodology for SoCs and SiPs

Chair(s): Satoshi Matsushita

- 4B-1 **High-Level Architecture Exploration for MPEG4 Encoder with Custom Parameters**
Marius Bonaciu, Aimen Bouchhima, Wassim Youssef, Xi Chen, Wander Cesario, Ahmed Jerraya 372
- 4B-2 **Programmable Numerical Function Generators Based on Quadratic Approximation: Architecture and Synthesis Method**
Shinobu Nagayama, Tsutomu Sasao, Jon Butler 378

4B-3	An Automated Design Flow for 3D Microarchitecture Evaluation <i>Jason Cong, Ashok Jagannathan, Yuchun Ma, Glenn Reinman, Jie Wei, Yan Zhang</i>	384
4B-4	Optimal Topology Exploration for Application-Specific 3D Architectures <i>Ozcan Ozturk, Feng Wang, Mahmut Kandemir, Yuan Xie</i>	390
4B-5	Task Placement Heuristic Based on 3D-Adjacency and Look-Ahead in Re-configurable Systems <i>Jesus Tabero, Julio Septien, Hortensia Mecha, Daniel Mozos</i>	396

<p>Session 4C Advanced Circuit Simulation</p>

Chair(s): Hideki Asai, C.J. Richard Shi

4C-1	A Quasi-Newton Preconditioned Newton-Krylov Method for Robust and Efficient Time-Domain Simulation of Integrated Circuits with Strong Parasitic Couplings <i>Zhao Li, Richard Shi</i>	402
4C-2	An Efficient and Globally Convergent Homotopy Method for Finding DC Operating Points of Nonlinear Circuits <i>Kiyotaka Yamamura, Wataru Kuroki</i>	408
4C-3	Optimization of Circuit Trajectories: An Auxiliary Network Approach <i>Baohua Wang, Pinaki Mazumder</i>	416
4C-4	SASIMI: Sparsity-Aware Simulation of Interconnect-Dominated Circuits with Non-Linear Devices <i>Jitesh Jain, Stephen F Cauley, Cheng-Kok Koh, Venkataramanan Balakrishnan</i>	422
4C-5	An Unconditional Stable General Operator Splitting Method for Transistor Level Transient Analysis <i>Zhengyong Zhu, Rui Shi, Chung-Kuan Cheng, Ernest S. Kuh</i>	428

<p>Session 4D Special Session: Open Access Overview</p>

Chair(s): John Darringer

4D-1	An Introduction to OpenAccess -An Open Source Data Model and API for IC Design- <i>Michaela Guiney, Eric Leavitt</i>	434
4D-2	Open Access Overview “Industrial Experience” <i>Yoshio Inoue</i>	437
4D-3	EDA Vendor Adoption <i>Hillel Ofek</i>	439

CONTENTS

- 4D-4 **Utility of the OpenAccess Database in Academic Research**
David Papa, Igor Markov, Philip Chong 440

Session 5A Advances in Simulation Technologies

Chair(s): Shin'ichi Minato, Karem Sakallah

- 5A-1 **Depth-Driven Verification of Simultaneous Interfaces**
Ilya Wagner, Valeria Bertacco, Todd Austin 442
- 5A-2 **FSM-Based Transaction-Level Functional Coverage for Interface Compliance Verification**
Man-Yun Su, Che-Hua Shih, Juinn-Dar Huang, Jing-Yang Jou 448
- 5A-3 **Hardware Debugging Method Based on Signal Transitions and Transactions**
Nobuyuki Ohba, Kohji Takano 454
- 5A-4 **Cycle Error Correction in Asynchronous Clock Modeling for Cycle-Based Simulation**
Junghee Lee, Joonhwan Yi 460
- 5A-5 **A Fast Logic Simulator Using a Look Up Table Cascade Emulator**
Hiroki Nakahara, Tsutomu Sasao, Munehiro Matsuura 466

Session 5B Scheduling for Embedded Systems

Chair(s): Sri Parameswaran, Sang Lyul Min

- 5B-1 **Power-Aware Scheduling and Dynamic Voltage Setting for Tasks Running on a Hard Real-Time System**
Peng Rong, Massoud Pedram 473
- 5B-2 **Optimal TDMA Time Slot and Cycle Length Allocation for Hard Real-Time Systems**
Ernesto Wandeler, Lothar Thiele 479
- 5B-3 **POSIX modeling in SystemC**
Hector Posadas, Jesus Adamez, Pablo Sanchez, Eugenio Villar, Francisco Blasco 485
- 5B-4 **PARLGRAN: Parallelism Granularity Selection for Scheduling Task Chains on Dynamically Reconfigurable Architectures**
Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil Dutt 491
- 5B-5 **Memory Optimal Single Appearance Schedule with Dynamic Loop Count for Synchronous Dataflow Graphs**
Hyunok Oh, Nikil Dutt, Soonhoi Ha 497

Session 5C
High Frequency Interconnect Effects in Nanometer Technology

Chair(s): Charlie Chung-Ping Chen, Noel Menezes

5C-1	Wire Sizing with Scattering Effect for Nanoscale Interconnection <i>Sean X. Shi, David Z. Pan</i>	503
5C-2	Adaptive Admittance-based Conductor Meshing for Interconnect Analysis <i>Ya-Chi Yang, Cheng-Kok Koh, Venkataramanan Balakrishnan</i>	509
5C-3	Interconnect RL Extraction at a Single Representative Frequency <i>Akira Tsuchiya, Masanori Hashimoto, Hidetoshi Onodera</i>	515
5C-4	An Efficient Algorithm for 3-D Reluctance Extraction Considering High Frequency Effect <i>Mengsheng Zhang, Wenjian Yu, Yu Du, Zeyi Wang</i>	521
5C-5	Macromodelling Oscillators Using Krylov-Subspace Methods <i>Xiaolue Lai, Jaijeet Roychowdhury</i>	527

Session 5D
Designers' Forum: Low Power Design

Chair(s): Haruyuki Tago, Makoto Ikeda

5D-1	Low-Power Design Methodology for Module-wise Dynamic Voltage and Frequency Scaling with Dynamic De-skewing Systems <i>Takeshi Kitahara, Hiroyuki Hara, Shinichiro Shiratake, Yoshiki Tsukiboshi, Tomoyuki Yoda, Tetsuaki Utsumi, Fumihiko Minami</i>	533
5D-2	Single-Chip Multi-Processor Integrating Quadruple 8-Way VLIW Processors with Interface Timing Analysis Considering Power Supply Noise <i>Satoshi Imai, Atsuki Inoue, Motoaki Matsumura, Kenichi Kawasaki, Atsuhiko Suga</i>	541
5D-3	A System-level Power-estimation Methodology based on IP-level Modeling, Power-level Adjustment, and Power Accumulation <i>Masafumi Onouchi, Tetsuya Yamada, Kimihiro Morikawa, Isamu Mochizuki, Hidetoshi Sekine</i>	547
5D-4	PowerViP: SoC Power Estimation Framework at Transaction Level <i>Ikhwan Lee, Hyunsuk Kim, Peng Yang, Sungjoo Yoo, Eui-Young Chung, Kyu-Myung Choi, Jeong-Taek Kong, Soo-Kwan Eo</i>	551

CONTENTS

Session 6A Power Optimization of Large-Scale Circuits

Chair(s): Sheldon Tan, David Z. Pan

- 6A-1 **Mathematically Assisted Adaptive Body Bias (ABB) for Temperature Compensation in Gigascale LSI Systems**
Sanjay V Kumar, Chris H Kim, Sachin S Sapatnekar 559
- 6A-2 **Analysis and Optimization of Gate Leakage Current of Power Gating Circuits**
Hyung-Ock Kim, Youngsoo Shin 565
- 6A-3 **Delay Modeling and Static Timing Analysis for MTCMOS Circuits**
Naoaki Ohkubo, Kimiyoshi Usami 570
- 6A-4 **Switching-Activity Driven Gate Sizing and V_{th} Assignment for Low Power Design**
Yu-Hui Huang, Po-Yuan Chen, TingTing Hwang 576
- 6A-5 **Power Driven Placement with Layout Aware Supply Voltage Assignment for Voltage Island Generation in Dual-V_{dd} Designs**
Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong 582

Session 6B Advanced Memory and Processor Architectures for MPSoC

Chair(s): Soonhoi Ha, Youn-Long Lin

- 6B-1 **Reusable Component IP Design using Refinement-based Design Environment**
Sanggyu Park, Sang-Yong Yoon, Soo-Ik Chae 588
- 6B-2 **An Interface-Circuit Synthesis Method with Configurable Processor Core in IP-Based SoC Designs**
Shunitsu Kohara, Naoki Tomono, Jumpei Uchida, Yuichiro Miyaoka, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki 594
- 6B-3 **A Real-Time and Bandwidth Guaranteed Arbitration Algorithm for SoC Bus Communication**
Chien-Hua Chen, Geeng-Wei Lee, Juinn-Dar Huang, Jing-Yang Jou 600
- 6B-4 **Hierarchical Memory Size Estimation for Loop Fusion and Loop Shifting in Data-Dominated Applications**
Qubo Hu, Arnout Vandecappelle, Martin Palkovic, Per Gunnar Kjeldsberg, Erik Brockmeyer, Francky Catthoor 606
- 6B-5 **A Novel Instruction Scratchpad Memory Optimization Method based on Concomitance Metric**
Andhi Janapsatya, Aleksandar Ignjatovic, Sri Parameswaran 612

<p>Session 6C</p> <p>New Routing Techniques</p>

Chair(s): Ting-Chi Wang, Vijay Pitchumani

6C-1	<p>DraXRouter: Global Routing in X-Architecture with Dynamic Resource Assignment</p> <p><i>Zhen Cao, Tong Jing, Yu Hu, Yiyu Shi, Xianlong Hong, Xiaodong Hu, Guiying Yan</i></p>	618
6C-2	<p>Diagonal Routing in High Performance Microprocessor Design</p> <p><i>Noriyuki Ito, Hideaki Katagiri, Ryoichi Yamashita, Hiroshi Ikeda, Hiroyuki Sugiyama, Hiroaki Komatsu, Yoshiyasu Tanamura, Akihiko Yoshitake, Kazuhiro Nonomura, Kinya Ishizaka, Hiroaki Adachi, Yutaka Mori, Yutaka Isoda, Yaroku Sugiyama</i></p>	624
6C-3	<p>CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model</p> <p><i>Yiyu Shi, Tong Jing, Lei He, Zhe Feng, Xianlong Hong</i></p>	630
6C-4	<p>A Novel Framework for Multilevel Full-Chip Gridless Routing</p> <p><i>Tai-Chen Chen, Yao-Wen Chang, Shyh-Chang Lin</i></p>	636
6C-5	<p>Monotonic Parallel and Orthogonal Routing for Single-Layer Ball Grid Array Packages</p> <p><i>Yoichi Tomioka, Atsushi Takahashi</i></p>	642

<p>Session 7A</p> <p>Minimization of Test Cost and Power</p>
--

Chair(s): Seiji Kajihara, Satoshi Ohtake

7A-1	<p>A Routability Constrained Scan Chain Ordering Technique for Test Power Reduction</p> <p><i>Xuan-Lun Huang, Jiun-Lang Huang</i></p>	648
7A-2	<p>FCSCAN: An Efficient Multiscan-based Test Compression Technique for Test Cost Reduction</p> <p><i>Youhua Shi, Nozomu Togawa, Shinji Kimura, Masao Yanagisawa, Tatsuo Ohtsuki</i></p>	653
7A-3	<p>Compaction of Pass/Fail-based Diagnostic Test Vectors for Combinational and Sequential Circuits</p> <p><i>Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Shin-ya Kobayashi, Yuzo Takamatsu</i></p>	659
7A-4	<p>Low-Overhead Design of Soft-Error-Tolerant Scan Flip-Flops with Enhanced-Scan Capability</p> <p><i>Ashish Goel, Swarup Bhunia, Hamid Mahmoodi, Kaushik Roy</i></p>	665

CONTENTS

- 7A-5 **A Memory Grouping Method for Sharing Memory BIST Logic**
Masahide Miyazaki, Tomokazu Yoneda, Hideo Fujiwara 671

Session 7B Substrate Coupling and Analog Synthesis

Chair(s): Jaijeet Roychowdhury, Tomohisa Kimura

- 7B-1 **Equivalent Circuit Modeling of Guard Ring Structures for Evaluation of Substrate Crosstalk Isolation**
Daisuke Kosaka, Makoto Nagata 677
- 7B-2 **A New Boundary Element Method for Accurate Modeling of Lossy Substrates with Arbitrary Doping Profiles**
Xiren Wang, Wenjian Yu, Zeyi Wang 683
- 7B-3 **Parasitics Extraction Involving 3-D Conductors based on Multi-layered Green's Function**
Zuochang Ye, Zhiping Yu 689
- 7B-4 **Signal-Path Driven Partition and Placement for Analog Circuit**
Di Long, Xianlong Hong, Sheqin Dong 694
- 7B-5 **An Approach to Topology Synthesis of Analog Circuits Using Hierarchical Blocks and Symbolic Analysis**
Xiaoying Wang, Lars Hedrich 700

Session 7C Statistical and Yield Analysis
--

Chair(s): Hiroo Masuda, Seiji Moriama

- 7C-1 **Statistical Corner Conditions of Interconnect Delay (Corner LPE Specifications)**
Kenta Yamada, Noriaki Oda 706
- 7C-2 **Speed Binning Aware Design Methodology to Improve Profit under Parameter Variations**
Animesh Datta, Swarup Bhunia, Jung Hwan Choi, Saibal Mukhopadhyay, Kaushik Roy 712
- 7C-3 **Yield-Area Optimizations of Digital Circuits Using Non-dominated Sorting Genetic Algorithm (YOGA)**
Vineet Agarwal, Janet Wang 718
- 7C-4 **A Probabilistic Analysis of Pipelined Global Interconnect Under Process Variations**
Navneeth Kankani, Vineet Agarwal, Janet M Wang 724
- 7C-5 **Yield-Preferred Via Insertion Based on Novel Geotopological Technology**
Fangyi Luo, Yongbo Jia, Wayne Wei-Ming Dai 730

Session 7D
Special Session: H.264/AVC Design Challenges and Solutions

Chair(s): Wayne Wolf

- 7D-1 **Introduction to H.264 Advanced Video Coding**
Jian-Wen Chen, Chao-Yang Kao, Youn-Long Lin 736
- 7D-2 **Algorithms and DSP Implementation of H.264/AVC**
*Hung-Chih Lin, Yu-Jen Wang, Kai-Ting Cheng, Shang-Yu Yeh, Wei-Nien Chen,
 Chia-Yang Tsai, Tian-Sheuan Chang, Hsueh-Ming Hang* 742
- 7D-3 **Hardware Architecture Design of an H.264/AVC Video Codec**
Tung-Chien Chen, Chung-Jr Lian, Liang-Gee Chen 750
- 7D-4 **ASIP Approach for Implementation of H.264/AVC**
Sung Dae Kim, Jeong Hoo Lee, Chung Jin Hyun, Myung Hoon Sunwoo 758

Session 8A
Floorplanning

Chair(s): Yao-Wen Chang, Shigetoshi Nakatake

- 8A-1 **Fast Substrate Noise-Aware Floorplanning with Preference Directed Graph for Mixed-Signal SOCs**
Minsik Cho, Hongjoong Shin, David Z. Pan 765
- 8A-2 **A Fixed-die Floorplanning Algorithm Using an Analytical Approach**
Yong Zhan, Yan Feng, Sachin S. Sapatnekar 771
- 8A-3 **A Multi-Technology-Process Reticle Floorplanner and Wafer Dicing Planner for Multi-Project Wafers**
Chien-Chang Chen, Wai-Kei Mak 777
- 8A-4 **Design Space Exploration for Minimizing Multi-Project Wafer Production Cost**
Rung-Bin Lin, Meng-Chiou Wu, Wei-Chiu Tseng, Ming-Hsine Kuo, Tsai-Ying Lin, Shr-Cheng Tsai 783
- 8A-5 **SAT-Based Optimal Hypergraph Partitioning with Replication**
Michael G. Wrighton, Andre M. DeHon 789

Session 8B
Memory Optimization for Embedded Systems

Chair(s): Hiroyuki Tomiyama, Preeti Ranjan Panda

- 8B-1 **Finding Optimal L1 Cache Configuration for Embedded Systems**
Andhi Janapsatya, Aleksandar Ignjatovic, Sri Parameswaran 796

CONTENTS

8B-2	Memory Size Computation for Multimedia Processing Applications <i>Hongwei Zhu, Ilie I. Luican, Florin Balasa</i>	802
8B-3	Maximizing Data Reuse for Minimizing Memory Space Requirements and Execution Cycles <i>Mahmut Kandemir, Guangyu Chen, Feihui Li</i>	808
8B-4	Compiler-Guided Data Compression for Reducing Memory Consumption of Embedded Applications <i>Ozcan Ozturk, Guangyu Chen, Mahmut Kandemir, Ibrahim Kolcu</i>	814
8B-5	Analysis of Scratch-Pad and Data-Cache Performance Using Statistical Methods <i>Javed Absar, Francky Catthoor</i>	820

<p style="text-align: center;">Session 8C Inductive Issues in Power Grids and Packages</p>
--

Chair(s): Takashi Sato, Yehea Ismail

8C-1	Efficient Early Stage Resonance Estimation Techniques for C4 Package <i>Jin Shi, Yici Cai, Shelton X-D Tan, Xianlong Hong</i>	826
8C-2	Parallel-Distributed Time-Domain Circuit Simulation of Power Distribution Networks with Frequency-Dependent Parameters <i>Takayuki Watanabe, Yuichi Tanji, Hidemasa Kubota, Hideki Asai</i>	832
8C-3	Power Distribution Techniques for Dual VDD Circuits <i>Sarvesh Hemchandra Kulkarni, Dennis Sylvester</i>	838
8C-4	Calculating Frequency-Dependent Inductance of VLSI Interconnect by Complete Multiple Reciprocity Boundary Element Method <i>Changhao Yan, Wenjian Yu, Zeyi Wang</i>	844
8C-5	Controlling Inductive Cross-talk and Power in Off-chip Buses using CODECs <i>Brock LaMeres, Kanupriya Gulati, Sunil Khatri</i>	850

<p style="text-align: center;">Session 8D Designers' Forum: "Cell" Processor</p>
--

Chair(s): Haruyuki Tago, Makoto Ikeda

8D-1	A New Test and Characterization Scheme for 10+ GHz Low Jitter Wide Band PLL <i>Kazuhiko Miki, David Boerstler, Eskinder Hailu, Jieming Qi, Sarah Pettengill, Yuichi Goto</i>	856
8D-2	An SPU Reference Model for Simulation, Random Test Generation and Verification <i>Yukio Watanabe, Balazs Sallay, Brad Michael, Daniel Brokenshire, Gavin Meil, Hazim Shafi, Daisuke Hiraoka</i>	860

8D-3	A Cycle Accurate Power Estimation Tool <i>Rajat Chaudhry, Daniel Stasiak, Stephen Posluszny, Sang Dhong</i>	867
8D-4	Key Features of the Design Methodology Enabling a Multi-Core SoC Implementation of a First-Generation CELL Processor <i>Dac Pham, Hans-Werner Anderson, Erwin Behnen, Mark Bolliger, Sanjay Gupta, Peter Hofstee, Paul Harvey, Charles Johns, Jim Kahle, Atsushi Kameyama, John Keaty, Bob Le, Sang Lee, Tuyen Nguyen, John Petrovick, Mydung Pham, Juergen Pille, Stephen Posluszny, Mack Riley, Joseph Verock, James Warnock, Steve Weitzel, Dieter Wendel</i>	871

Session 9A High-Level Synthesis
--

Chair(s): Shigeru Yamashita, Youngsoo Shin

9A-1	TAPHS: Thermal-Aware Unified Physical-Level and High-Level Synthesis <i>Zhenyu (Peter) Gu, Yonghong Yang, Jia Wang, Robert P. Dick, Li Shang</i>	879
9A-2	An Automated, Efficient and Static Bit-width Optimization Methodology Towards Maximum Bit-width-to-Error Tradeoff With Affine Arithmetic Model <i>Yu Pu, Yajun Ha</i>	886
9A-3	Abridged Addressing: A Low Power Memory Addressing Strategy <i>Preeti Ranjan Panda</i>	892
9A-4	Using Speculative Computation and Parallelizing Techniques to Improve Scheduling of Control based Designs <i>Roberto Cordone, Fabrizio Ferrandi, Gianluca Palermo, Marco Domenico Santambrogio, Donatella Sciuto</i>	898
9A-5	Worst Case Execution Time Analysis for Synthesized Hardware <i>Jun-hee Yoo, Xingguang Feng, Kiyong Choi, Eui-Young Chung, Kyu-Myung Choi</i>	905

Session 9B Modeling, Compilation and Optimization of Embedded Architectures
--

Chair(s): Hiroyuki Tomiyama, Lovic Gauthier

9B-1	Workload Prediction and Dynamic Voltage Scaling for MPEG Decoding <i>Ying Tan, Parth Malani, Qinru Qiu, Qing Wu</i>	911
9B-2	Lazy BTB: Reduce BTB Energy Consumption Using Dynamic Profiling <i>Yen-Jen Chang</i>	917
9B-3	Cache Size Selection for Performance, Energy and Reliability of Time-Constrained Systems <i>Yuan Cai, Marcus T. Schmitz, Alireza Ejlali, Bashir M. Al-Hashimi, Sudhakar M. Reddy</i>	923

CONTENTS

9B-4 **Reducing Dynamic Compilation Overhead by Overlapping Compilation and Execution**
Priya Unnikrishnan, Mahmut Kandemir, Feihui Li 929

9B-5 **Functional Modeling Techniques for Efficient Sw Code Generation of Video Codec Application**
Sang-Il Han, Soo-Ik Chae, Ahmed Amine Jerraya 935

Session 9C Statistical Design
--

Chair(s): Sachin Sapatnekar, Sunil Khatri

9C-1 **Convergence-Provable Statistical Timing Analysis with Level-Sensitive Latches and Feedback Loops**
Lizheng Zhang, Jengliang Tsai, Weijen Chen, Yuhon Hu, Charlie Chungping Chen 941

9C-2 **Parameterized Block-Based Non-Gaussian Statistical Gate Timing Analysis**
Soroush Abbaspour, Hanif Fatemi, Massoud Pedram 947

9C-3 **Statistical Leakage Minimization through Joint Selection of Gate Sizes, Gate Lengths and Threshold Voltage**
Sarvesh Bhardwaj, Yu Cao, Sarma Vrudhula 953

9C-4 **Statistical Bellman-Ford Algorithm With An Application to Retiming**
Mongkol Ekpanyapong, Thaisiri Watewai, Sung Kyu Lim 959

9C-5 **An Exact Algorithm for the Statistical Shortest Path Problem**
Liang Deng, Martin D. F. Wong 965

Author Index A-1