

2006
IEEE
International
Reliability
Physics
Symposium
Proceedings

44th Annual

San Jose, California • March 26–30, 2006

Volume 1 of 2

Sponsored by
the IEEE Electron Devices Society and
the IEEE Reliability Society

2006 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM

SYMPORIUM OFFICERS

GENERAL CHAIR C.D. Graas, IBM
VICE GENERAL CHAIR E.I. Cole, Jr., Sandia National Labs
SECRETARY E.T. Ogawa, Texas Instruments
FINANCE D.L. Barton, Sandia National Labs

SYMPORIUM COMMITTEE CHAIRS

TECHNICAL PROGRAM J.S. Suehle, NIST
PUBLICITY R.C. Lacoe, The Aerospace Corporation
REGISTRATION P. Chaparala, National Semiconductor
ARRANGEMENTS G.B. Alers, Novellus Systems
AUDIO-VISUAL J.H. Stathis, IBM Research
PUBLICATIONS P.F. Bechtold, Agere Systems
EXHIBITS C.R. Messick, Northrop Grumman
TUTORIAL S. Krishnan, Texas Instruments
WORKSHOPS T.M. Moore, Omniprobe
CONSULTANT R.C. Walker, SAR Associates
CONSULTANT D.F. Barber, Scien-Tech Associates

BOARD OF DIRECTORS

T. A. Rost, Chair
Texas Instruments

E.I. Cole Jr.
Sandia National Labs

J.W. McPherson
Texas Instruments

H.A. Schafft
NIST

C.D. Graas
IBM

N.R. Mielke
Intel

A.G. Street
QUALCOMM

L.A. Kasprzak
Dade Behring Inc.

B.M. Pietrucha
Rowan University

W.R. Tonti
IBM

PUBLISHED BY
THE ELECTRON DEVICE SOCIETY AND THE RELIABILITY SOCIETY
OF THE
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 2006 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog No. 06CH37728
ISBN: 0-7803-9498-4 Softbound Edition
Library of Congress Number: 82-640313

PREFACE

by Carole Graas, 2006 IRPS General Chair

It is truly my pleasure to present the 44th edition of the IRPS proceedings for your reference. The technical information contained in this volume is the culmination of the efforts of many people, most notably the authors whose work has been selected for publication and is described in detail in the pages that follow. This year again, we had a record number of submissions, from which a record number of papers were selected. The papers in this volume and their presentation at the Symposium represent the core focus of the IRPS.

These proceedings also represent the efforts of many IRPS technical and management committee members who volunteer their skills, time, and energy, along with help from our experienced consultants. Together, they continue to make the IRPS the leading forum for publishing, presenting, and discussing recent advances in the broad area of microelectronics reliability. To the authors, volunteers, and consultants, I give my thanks for helping make the IRPS an annual success and an essential venue serving the worldwide microelectronics reliability community.

It is also my pleasure to introduce our keynote speaker, Tim Collopy, from IBM's System and Technology Group. Every year the keynote address is a much anticipated event, meant to contribute a broad and forward-looking view of our field. Tim's presentation, titled "Adaptation of Reliability Methodologies to Market Expectations

and Technology Roadmaps" will discuss chip qualification strategies and their contributions to clients' success.

Rich Blish and Bob Thomas' special paper titled "Jewel Recovery from Past IRPS Proceedings" will take you on a journey through the past 43 symposiums, where they will act as tour guides to some of the most 'relevant and interesting papers' in microelectronics reliability. And they will surprise you with a very ingenious product of their work...

Likewise, I invite you to another journey through time at the Computer History Museum, where the fascinating past will meet the exciting present, with more state-of-the-art presentations by our poster authors. Our poster session is an important element of our technical program, and poster summaries are included in these proceedings.

I hope that once again, these proceedings, together with the companion color CDROM, become a valuable piece of your reference library for a long time to come. A virtual IRPS 2006 on DVD-ROMs will be available soon after the Symposium (check www.irps.org for availability) that contains video, audio, and presentation material for all of the technical presentations. The entire IRPS team hopes that you enjoy this symposium and will continue to join us and contribute to future meetings.

TABLE OF CONTENTS

(Invited) Jewel recovery from past IRPS proceedings <i>R.C. Blish, II and R.W. Thomas</i>	1
--	---

PRODUCTS & DIELECTRICS

Prediction of logic product failure due to thin-gate oxide breakdown <i>Y.-H. Lee, N. Mielke, M. Agostinelli, S. Gupta, R. Lu, and W. McMahon</i>	18
Recovery effects in the distributed cycling of flash memories <i>N. Mielke, H.P. Belgia, A. Fazio, Q. Meng, and N. Righos</i>	29
Post-breakdown characteristics of extrinsic failure mode for ultra-thin gate oxides <i>E. Wu and J. Sune</i>	36
A comprehensive study of Low-k SiCOH TDDDB phenomena and its reliability model development <i>F. Chen, O. Bravo, K. Chanda, P. McLaughlin, T. Sullivan, J. Gill, J. Lloyd, E. Wu, R. Kontra, and J. Aitken</i>	46

DIELECTRICS

Statistical and voltage scaling and properties of post-breakdown for ultra-thin-oxide PFETs in inversion mode <i>E. Wu and J. Sune</i>	54
Precise and simple method for detection of initial defects in 1.2 nm gate dielectrics based on nonlinear conductances <i>H. Suto, T. Muratomi, K. Ebihara, M. Kanno, T. Gocho, and N. Nagashima</i>	63
A comprehensive study of FN degradation for driver MOSFETs in nonvolatile memory circuit <i>H. Aono, E. Murakami, T. Mizuno, H. Sato, K. Haraguchi, M. Kato, and K. Kubota</i>	71
Voltage acceleration of TBD and its correlation to the post breakdown conductivity of n- and p-channel MOSFETs <i>M. Rohner, A. Kerber, and M. Kerber</i>	76
Explaining 'voltage-driven' breakdown statistics by accurately modeling leakage current increase in thin SiON and SiO ₂ /high-k stacks <i>R. Degraeve, P. Roussel, M. Cho, B. Kaczer, T. Kauerauf, F. Crupi, and G. Groeseneken</i>	82

COMPOUND DEVICES 1

Effects of dislocations and stacking faults on the reliability of 4H-SiC PiN diodes <i>R.E. Stahlbush, K.X. Liu, and M.E. Twigg</i>	90
GaN-on-Si failure mechanisms and reliability improvements <i>S. Singhal, J.C. Roberts, P. Rajagopal, T. Li, A.W. Hanson, B. Therrien, J.W. Johnson, I.C. Kizilyalli, and K.J. Linthicum</i>	95
Impact of AlN interlayer on reliability of AlGaN/GaN HEMTs <i>R. Coffie, Y. C. Chen, I. Smorchokov, M. Wojtowicz, Y. C. Chou, B. Heying, and A. Oki</i>	99

INTERCONNECT

Via processing effects on electromigration in 65 nm technology <i>K.-D. Lee, Y.-J. Park, T. Kim, and W.R. Hunter</i>	103
Identification and analysis of dominant electromigration failure modes in copper/low-k dual damascene interconnects <i>S.-C. Lee and A.S. Oates</i>	107
Minimum void size and 3-parameter lognormal distribution for EM failures in Cu interconnects <i>B. Li, C. Christiansen, J. Gill, R. Filippi, T. Sullivan, and E. Yashchin</i>	115
Direct measurement of electromigration induced stress in interconnect structures <i>C.J. Wilson, A.B. Horsfall, A.G. O'Neill, N.G. Wright, K. Wang, S.J. Bull, J.G. Terry, T.M. Stevenson, and A.J. Walton</i>	123
In-situ formation of a copper silicide cap for TDDB and electromigration improvement <i>K. Chattopadhyay, B. van Schravendijk, T.W. Mountsier, G.B. Alers, M. Hornbeck, H.J. Wu, R. Shaviv, G. Harm, D. Vitkavage, E. Apen, Y. Yu, and R. Havemann</i>	128
Oxidation of Ta diffusion barrier and its effect on the reliability of Cu interconnects <i>W.-C. Baek, J.P. Zhou, J. Im, P.S. Ho, J.G. Lee, S.B. Hwang, K.K. Choi, S.K. Park, O.J. Jung, L. Smith, and K. Pfeifer</i>	131

ESD/LATCHUP

ESD MM failures resulting from transient reverse currents <i>J. Whitfield, C. Gill, J. Yang, H. Xu, C. Zhan, B. Baumert, and M. Zunino</i>	136
Experimental evaluation and device simulation of device structure influences on latchup immunity in high-voltage 40-V CMOS process <i>S.-F. Hsu, M.-D. Ker, G.-L. Lin, and Y.-N. Jou</i>	140
Investigation of external latchup robustness of dual and triple well designs in 65nm bulk CMOS technology <i>D. Kontos, K. Domanski, R. Gauthier, K. Chatty, M. Muhammad, C. Seguin, R. Halbach, C. Russ, and D. Alvarez</i>	145
The influence of a novel contacted polysilicon-filled deep trench (DT) biased structure and its voltage bias state on CMOS latchup <i>S.H. Voldman</i>	151
Optimization and elimination of parasitic latchup in advanced smart power technologies <i>R. Zhu, V. Khemka, A. Bose, and T. Roggenbauer</i>	159
Study of design factors affecting turn-on time of silicon controlled rectifiers (SCRS) in 90nm and 65nm bulk CMOS technologies <i>J. Di Sarro, K. Chatty, R. Gauthier, and E. Rosenbaum</i>	163

HIGH K 1

Detection of electron trap generation due to constant voltage stress on high-k gate stacks <i>C.D. Young, S. Nadkarni, D. Heh, H.R. Harris, R. Choi, J.J. Peterson, J.H. Sim, S.A. Krishnan, J. Barnett, E. Vogel, B.H. Lee, P. Zeitzoff, G.A. Brown, and G. Bersuker</i>	169
Large-scale time characterization and analysis of PBTI in HfO ₂ /metal gate stacks <i>J. Mitard, X. Garros, L.P. Nguyen, C. Leroux, G. Ghibaudo, F. Martin, and G. Reimbold</i>	174
Intrinsic threshold voltage instability of the HfO ₂ NMOS transistors <i>G. Bersuker, J. Sim, C.S. Park, C. Young, S. Nadkarni, R. Choi, and B.H. Lee</i>	179
Determination of time to breakdown of 0.8-1.2nm EOT HfSiON gate dielectrics with poly-si and metal gate electrodes <i>S. Inumiya, K. Torii, and Y. Nara</i>	184
Mechanism of gradual Increase of gate current in high-k gate dielectrics and its application to reliability assessment <i>K. Okada, T. Horikawa, H. Satake, H. Ota, A. Ogawa, T. Nabatame, and A. Toriumi</i>	189

Impact of crystalline phase of Ni-Full-Silicide gate electrode on TDDB reliability of HfSiON gate stacks.

T. Onizawa, M. Terai, A. Toda, M. Oshida, N. Ikarashi, T. Hase, S. Fujieda, and H. Watanabe 195

Decoupling of cold carrier effects in hot carrier reliability of HfO_2 gated nMOSFETs

H. Park, R. Choi, S.C. Song, M. Chang, C.D. Young, G. Bersuker, B.H. Lee, J.C. Lee, and H. Hwang 200

SER

A comparative study on the soft-error rate of flip-flops from 90-nm production libraries

T. Heijmen, P. Roche, G. Gasiot, and K.R. Forbes 204

Investigation of thermal neutron induced soft error rates in commercial SRAMs with 0.35 μm to 90 nm technologies

M. Olmos, R. Gaillard, R. Gahler, A. Van Overberghe, J. Beaucour, S.J. Wen, and S. Chung 212

Radiation-induced soft error rates of advanced CMOS bulk devices

N. Seifert, P. Slankard, M. Kirsch, B. Narasimham, V. Zia, C. Brookreson, A. Vo, S. Mitra, and J. Maiz 217

Improving FPGA design robustness with partial TMR

B. Pratt, M. Caffrey, P. Graham, K. Morgan, and M. Wirthlin 226

ASSEMBLY & PACKAGING

Gold-aluminum intermetallic formation kinetics

R.C. Blish, II, S. Li, H. Kinoshita, S. Morgan, and A. Myers 233

Geometry effects on the electromigration of eutectic Sn/Pb flip-chip solder bumps

D.H. Eaton, J.D. Rowatt, and W.H. Dauksher 243

Kinetic analysis of current enhanced intermetallic growth and its effect on electromigration reliability for solder joints

H.-L. Chao, S.-H. Chae, X. Zhang, K.-H. Lu, J. Im, and P.S. Ho 250

A PTH reliability model considering barrel stress distributions and multiple PTHs in a PWB

J. Xie, R. Kang, Y. Zhang, and G. Guo 256

X-Ray inspection-induced latent damage in DRAM

A. Dital, M. Ma, and M. Johnston 266

PRODUCTS & CIRCUITS 1

SRAM operational voltage shifts in the presence of gate oxide defects in 90nm SOI

V. Ramadurai, N. Rohrer, and C. Gonzalez 270

Impact of NBTI induced statistical variation to SRAM cell stability

G La Rosa, W.L. Ng, S. Rauch, R. Wong, and J. Sudijono 274

Oxide breakdown after RF stress: experimental analysis and effects on power amplifier operation

L. Larcher, D. Sanzogni, R. Brama, A. Mazzanti, and F. Svelto 283

Lifetime enhancement under high frequency NBTI measured on ring oscillators

T. Nigam and E.B. Harris 289

PRODUCTS & CIRCUITS 2

(Invited) Field degradation of memory components due to hot carriers

W. Bornstein, R. Dunn, and T. Spielberg 294

Ambient use-condition models for reliability assessment

C. Gu, R.F. Kwasnick, N.R. Mielke, E.M. Monroe, and C.G. Shirley 299

Approach to extrapolating reliability of circuits operating in a varying and low temperature range

Y. Chen, L. Westergard, M. Mojarradi, C. Billman, S. Cozy, and E. Kolawa 307

(Invited) Flash memory field failure mechanisms

P. Muroke 313

HIGH-K2

Impact of nitrogen incorporation in $\text{SiO}_x/\text{HfSiO}$ gate stacks on negative bias temperature instability

M. Aoulaiche, M. Houssa, T. Conard, G. Groeseneken, S. De Gendt, and M.M. Heyns 317

Impact of nitrogen on PBTI characteristics of HfSiON/TiN gate stacks

S.A. Krishnan, M. Quevedo-Lopez, H.-J. Li, P. Kirsch, R. Choi, C. Young, J.J. Peterson, B.H. Lee, G. Bersuker, and J.C. Lee 325

HIGH VOLTAGE DEVICES

Substrate current independent hot carrier degradation in NLDMOS devices <i>D. Brisbin, P. Lindorfer, and P. Chaparala</i>	329
Investigation of hot carrier degradation modes in LDMOS by using a novel three-region charge pumping technique <i>C.C. Cheng, K.C. Du, T. Wang, T.H. Hsieh, J.T. Tzeng, Y.C. Jong, R.S. Liou, S.C. Pan, and S.L. Hsu</i>	334
(Invited) Hot carrier degradation in a class of radio frequency n-channel LDMOS transistors <i>S. Manzini</i>	338
Analysis of the back-gate effect on the on-state breakdown voltage of smartpower SOI devices <i>S. Schwantes, J. Furthaler, B. Schauwecker, F. Dietz, M. Graf, and V. Dudek</i>	345
Snapback breakdown dynamics and ESD susceptibility of LDMOS <i>Y. Chung, H. Xu, R. Ida, and B. Baird</i>	352
Substrate majority carrier induced NLDMOS failure and its prevention in advanced smart power technologies <i>R. Zhu, V. Khemka, A. Bose, and T. Roggenbauer</i>	356

PROCESS INTEGRATION RELIABILITY

(Invited) Advanced plasma and advanced gate dielectric - a charging damage perspective <i>K.P. Cheung</i>	360
On the recovery of simulated plasma process induced damage in high-k dielectrics <i>B. O'Sullivan, L. Pantisano, P. Roussel, R. Degraeve, G. Groeseneken, S. DeGendt, and M. Heyns</i>	365
Ultra-thin gate dielectric plasma charging damage in SOI technology <i>W. Lai, D. Harmon, T. Hook, V. Ontalus, and J. Gambino</i>	370
Impact of thin WSix insertion in tungsten polymetal gate on gate oxide reliability and gate contact resistance <i>M.G. Sung, K.-Y. Lim, H.-J. Cho, S.R. Lee, S.-A. Jang, H.-S. Yang, K. Kim, N.-J. Kwak, H.-C. Sohn and J.W. Kim</i>	374
Oxide thinning in shallow trench isolation <i>G. Ghidini, R. Bottini, D. Brazzelli, N. Galbiati, I. Mica, A. Morini, A. Pavan, M.L. Polignano, and M.E. Vitali</i>	379
A new failure mechanism of MLC NOR flash memory caused by aggravated drain disturb due to co-salicidation process <i>B.Y. Lee, J.H. Han, J.I. Han, S.-P. Sim, W.H. Kwon, H.K. Lee, Y.M. Park, S.B. Jeon, K.S. Kim, J.H. Kim, W.H. Lee, C.-K. Park, and K. Kim</i>	385
Impact of metal wet etch on device characteristics and reliability for dual metal gate/High-k CMOS <i>Z. Zhang, M.M. Hussain, S.H. Bae, S.C. Song, and B.H. Lee</i>	388
Reliability qualification of CoSi ₂ electrical fuse for 90nm technology <i>C. Tian, B. Park, C. Kothandaraman, J. Safran, D. Kim, N. Robson, and S.S. Iyer</i>	392

MEMS

(Invited) Reliability in MEMS packaging <i>T.-R. Hsu</i>	398
Reliability based system modeling and optimization of MEMS design <i>N. Liu and S. Manoochehri</i>	403
Reliability issues in RF-MEMS switches submitted to cycling and ESD test <i>A. Tazzoli, V. Peretti, R. Gaddi, A. Gnudi, E. Zanoni, and G. Meneghesso</i>	410
Stable and reliable Q-factor in resonant MEMS with getter film <i>G. Longoni, A. Conte, M. Moraja, and A. Fourrier</i>	416
Electrical breakdown response for multiple-gap MEMS structures <i>F.W. Strong, J.L. Skinner, A.A. Talin, P.M. Dentinger, and N.C. Tien</i>	421

MEMORY 1

Reliability prediction of direct tunneling RAM with SiON and HfSiON tunnel dielectrics based on transistor leakage current measurements <i>R. Degraeve, B. Govoreanu, D. Wellekens, M. Rosmeulen, T. Kauerauf, J. Van Houdt, and G. Groeseneken</i>	427
Analysis of thermal variation of DRAM retention time <i>M.H. Cho, Y.I. Kim, D.S. Woo, S.W. Kim, M.S. Shim, Y.J. Park, W.S. Lee, and B.I. Ryu</i>	433
Resistance drift of aluminum oxide magnetic tunnel junction devices <i>P.S. Ku and Y. Chung</i>	437

TRANSISTORS

NBTI: An atomic-scale defect perspective <i>J.P. Campbell, P.M. Lenahan, A.T. Krishnan, and S. Krishnan</i>	442
Analysis of NBTI degradation- and recovery-behavior based on ultra fast VT -measurements <i>H. Reisinger, O. Blank, W. Heinrigs, A. Muhlhoff, W. Gustin, and C. Schlunder</i>	448
Investigation of nitrogen-originated NBTI mechanism in SiON with high-nitrogen concentration <i>K. Sakuma, D. Matsushita, K. Muraoka, and Y. Mitani</i>	454
Effects of hot carrier stress on reliability of strained-Si MOSFETs <i>S. Dey, M. Agostinelli, C. Prasad, X. Wang, and L. Shifren</i>	461
Analog device and circuit performance degradation under substrate bias enhanced hot carrier stress <i>K. Narasimhulu and V.R. Rao</i>	465
New Insights into recovery characteristics post NBTI stress <i>C.R. Parthasarathy, M. Denais, V. Huard, G. Ribes, E. Vincent, and A. Bravaix</i>	471

BEOL DIELECTRICS

A statistical evaluation of the field acceleration parameter observed during time-dependent dielectric breakdown testing of silica-based low-k interconnect dielectrics <i>J. Kim, E.T. Ogawa, and J.W. McPherson</i>	478
A new TDDB degradation model based on Cu ion drift in Cu interconnect dielectrics <i>N. Suzumura, S. Yamamoto, D. Kodama, K. Makabe, J. Komori, E. Murakami, S. Maegawa, and K. Kubota</i>	484
Reliability characterization of BEOL vertical natural capacitor using copper and low-k SiCOH dielectric for 65nm RF and mixed-signal applications <i>F. Chen, F. Ungar, A. Fischer, J. Gill, A. Chinthakindi, T. Goebel, M. Shinosky, D. Coolbaugh, V. Ramachandran, Y.K. Siew, E. Kaltalioğlu, S.O. Kim, and K.-C. Park</i>	490
Reliability characterization of different pore sealing techniques on porous SiLK™ dielectric films <i>J. Michelon, J. Waeterloos, P.H.L. Bancken, V.H. Nguyen, R. Caluwaerts, G. Beyer, S. Rozeveld, E. Beach, and R.J.O.M. Hoofman</i>	496
Dielectric conduction mechanisms of advanced interconnects: evidence for thermally- induced 3D/2D transition <i>C. Guedj, V. Arnal, M. Aimadeddine, J.P. Barnes, J.C. Barbe, L. Arnaud, G. Reimbold, J. Torres, G. Passemard, and F. Boulanger</i>	502

COMPOUND DEVICES 2

BV _{CER} -Increased operating voltage for SiGe HBTs <i>J. Kraft, B. Löffler, N. Ribic, and E. Wachmann</i>	507
Time-to-fail extraction model for the “mixed-mode” reliability of high performance SiGe bipolar transistors <i>D. Panko, T. Vanhoucke, R. Campos and G.A.M. Hurkx</i>	512

MEMORY 2

Characterization of charge traps in metal-oxide-nitride-oxide-semiconductor (MONOS) structures for embedded flash memories <i>T. Ishida, Y. Okuyama, and R. Yamada</i>	516
Study of charge loss mechanism of SONOS-type devices using hot-hole erase and methods to improve the charge retention <i>H.-T. Lue, Y.-H. Hsiao, Y.-H. Shih, E.-K. Lai, K.-Y. Hsieh, R. Liu, and C.-Y. Lu</i>	523
Retention reliability of FinFET SONOS device <i>J.J. Lee, S.H. Lee, H. Chae, B.Y. Choi, S.-K. Sung, S.P. Kim, E.S. Cho, C.H. Lee, and D. Park</i>	530
Temperature monitor: A new tool to profile charge distribution in NROM™ memory devices <i>L. Avital, A. Padovani, L. Larcher, I. Bloom, R. Arie, P. Pavan, and B. Eitan</i>	534

PRODUCTS & CIRCUITS 3

Realistic projections of product fails from NBTI and TDDB <i>A. Haggag, M. Moosa, N. Liu, D. Burnett, G. Abeln, M. Kuffler, K. Forbes, P. Schani, M. Shroff, M. Hall, C. Paquette, G. Anderson, D. Pan, K. Cox, J. Higman, M. Mendicino, and S. Venkatesan</i>	541
Modeling and monitoring of product DPPM with multiple fail modes <i>T.J. Anderson and J.M. Carulli, Jr.</i>	545

Successful development and implementation of statistical outlier techniques on 90nm and 65nm process driver device <i>K.M. Butler, S. Subramaniam, A. Nahar, J.M. Carulli Jr., T.J. Anderson, and W.R. Deusch</i>	552
--	-----

FAILURE ANALYSIS

(ESREF best invited) Dopant imaging and profiling of wide-band-gap devices by secondary electron potential contrast <i>M. Buzzo, M. Ciappa, M. Stangoni, and W. Fichtner</i>	560
Switching time extraction of CMOS gates using time-resolved emission (TRE) <i>F. Stellari, A. Tosi, and P. Song</i>	566
Dynamic thermal laser stimulation theory and applications <i>K. Sanchez, R. Desplats, F. Beaudoin, P. Perdu, S. Dudit, and M. Vallet</i>	574
A new insight into the breakdown mechanism in ultrathin gate oxides by conductive atomic force microscopy <i>L. Zhang and Y. Mitani</i>	585
Failure defects observed in post-breakdown high-k/metal gate stack MOSFET <i>R. Ranjan, K.L. Pey, C.H. Tung, D.S. Ang, L.J. Tang, T. Kauerauf, R. Degraeve, G. Groeseneken, S. De Gendt, and L.K. Bera</i>	590
Hot-carrier photoemission in scaled CMOS technologies: A challenge for emission based testing and diagnostic <i>A. Tosi, F. Stellari, A. Pigozzi, G. Marchesi, and F. Zappa</i>	595
Time-resolved and stroboscopic EBIC analyses on dynamically biased active devices <i>A. Pugatschow, T. Geinzer, R. Heiderhoff, F.-J. Niedernostheide, and L.J. Balk</i>	602
Oxide particle induced leakage in flash memory endurance reliability <i>W. Zhang and S.H. Tan</i>	608

ASSEMBLY & PACKAGING POSTERS

Understanding mechanism of film attach material void formation in electronic packages <i>A. Labiano</i>	611
Hi/Rel double sided package for Si/SiC power module <i>B. Borowy, L. Casey, G. Davis, and J. Connell</i>	613

COMPOUND DEVICES POSTER

High brightness InGaN LEDs degradation at high injection current bias <i>S. Levada, M. Meneghini, E. Zanoni, S. Buso, G. Spiazzi, G. Meneghesso, S. Podda, G. Mura, and M. Vanzi</i>	615
---	-----

DIELECTRICS POSTERS

Comprehensive thickness-dependent power-law of breakdown in CMOS gate oxides <i>A. Hiraiwa and D. Ishikawa</i>	617
Effects of nano-scale Schottky barrier of conductor-like breakdown path on progressive breakdown in MOSFET <i>V.I. Lo, K.L. Pey, C.H. Tung, and D.S. Ang</i>	619
New extensive MVHR breakdown models <i>G. Ribes, S. Bruyere, D. Roy, M. Denais, J-M. Roux, C. Parthasarathy, V. Huard, and G. Ghibaudo</i>	621
Breakdown voltage prediction of ultra-thin gate insulator in electrostatic discharge (ESD) based on anode hole injection model <i>A. Kinoshita, Y. Mitani, K. Matsuzawa, H. Kawashima, C. Sutoh, J. Kurihara, T. Hiraoka, I. Hirano, M. Muta, M. Takayanagi, and N. Shigyo</i>	623
Accurate characterization on intrinsic gate oxide reliability using voltage ramp tests <i>S.C. Fan, J.-C. Lin, and A.S. Oates</i>	625
Charge pumping at radio frequencies: methodology, trap response and application <i>G.T. Sasse and J. Schmitz</i>	627

ESD POSTERS

The dynamic current distribution of a multi-fingers GGNMOS under high current stress and HBM ESD events <i>J.H. Lee, K.M. Wu, S.C. Huang, and C.S. Tang</i>	629
The impact of inner pickup on ESD robustness of multi-finger NMOS in nanoscale CMOS technology <i>M.-D. Ker and H.-C. Hsu</i>	631

Dependence of layout parameters on cable discharge event CDE (Cable Discharge Event) robustness of CMOS devices in a 0.25- μ m salicided CMOS process <i>M.-D. Ker and T.-X. Lai</i>	633
SOI poly-defined diode for ESD protection in high speed I/Os <i>V. Chen, A. Salman, S. Beebe, E. Rosenbaum, S. Mitra, C. Putnam, and R. Gauthier</i>	635
Self-protecting arrays for open drain circuits <i>V.A. Vashchenko and P.J. Hopper</i>	637

FAILURE ANALYSIS POSTERS

Infrared ray emission (IREM) based post-silicon power debug flows developed for chip power performance <i>Y.-C. Chen, D. Bockelman, D. Lu, M. Ma, and I. Wan</i>	639
Application of electrical diagnosis and C-AFM to isolate on board AC scan fail <i>L.F. Wen and C.H. Chen</i>	641
45nm node categorized via chain resistance and image by optical beam induced resistance changes (OBIRCH) method <i>Y. Matsubara and T. Watanabe</i>	643
Impact of untreated thicker CVD TiN film at a via glue layer on R_c performance in 0.15 μ m CMOS technology <i>K.S. Lee, N.S. Kim, J. Liu, J.W. Shin, W.K. Chin, Y. Li, Y.S. You, J. Tan, H.G. Yoon, and S.H. Han</i>	645
Catastrophic degradation of organic optical thin film components <i>Y. Gigase</i>	647
Surface transportation of chemical species in spray-cleaning and gate oxide integrity <i>L. Shen, E. De Backer, P. Verpoort, and J. De Greve</i>	649

HIGH K POSTERS

Transient currents in HfO_2 and their impact on circuit and memory applications <i>C.M. Compagnoni, A.S. Spinelli, A. Bianchini, A.L. Lacaita, S. Spiga, and M. Fanciulli</i>	651
Fast V_{th} instability in HfO_2 gate dielectric MOSFETs and its impact on digital circuits <i>C. Shen, T. Yang, M.-F. Li, G. Samudra, Y.-C. Yeo, C.X. Zhu, S.C. Rustagi, M.B. Yu, and D.-L. Kwong</i>	653
Gate dielectric integrity along the road map of CMOS scaling including multi-gate FET, TiN metal gate, and HfSiO high-k gate dielectric <i>T. Pompl, H.C. Mogul, M. Kerber, G. Haase, E. Ogawa, J.W. McPherson, W. Xiong, T. Schulz, K. Schrufer, and R. Cleavelin</i>	655
Carrier recombination in high-k dielectrics and its impact on transient charge effects in high-k devices <i>C.Y. Kang, R. Choi, S.C. Song, C.D. Young, G. Bersuker, B.H. Lee, and J.C. Lee</i>	657
Improving carrier mobility and reliability characteristics of high-k NMOSFET by using stacked $\text{Y}_2\text{O}_3/\text{HfO}_2$ gate dielectric <i>F. Zhu, C.Y. Kang, S.J. Rhee, C.H. Choi, S.A. Krishnan, M. Zhang, H.S. Kim, T. Lee, I. Ok, G. Thareja, and J.C. Lee</i>	659
Reliability characteristics of metal/high-k PMOS with top interface engineered band offset dielectric (BOD) <i>H.R. Harris, S. Krishnan, H.-C. Wen, H. Alshareef, A. Rao, L. Solis, P. Majhi, R. Choi, B.H. Lee, G. Bersuker, and G.A. Brown</i>	661
Reliability of sub 30nm BT (Body-Tied)-FinFET with $\text{HfSiON}/\text{poly}$ silicon gate stack for symmetric V_{th} control <i>E.S. Cho, C.-H. Lee, A. Fayrushin, H.B. Park, and D. Park</i>	663
Generalized models for optimization of BTI in SiON and high-k dielectrics <i>A. Haggag, M. Moosa, S. Kalpat, N. Liu, M. Kuffler, H.-H. Tseng, T.-Y. Luo, J. Schaeffer, D. Gilmer, S. Samavedam, R. Hegde, B.E. White Jr., and P. J. Tobin</i>	665

INTERCONNECT POSTERS

Effects of Al doping on electromigration performance of narrow single damascene Cu interconnects <i>S. Yokogawa and H. Tsuchiya</i>	667
Determination of I_{rms} rules for 65nm node design foundations and thermal effect of dummies <i>D. Ney, X. Federspiel, V. Girault, O. Thomas, and P. Gergaud</i>	669
Effects of width scaling, length scaling, and layout variation on electromigration in dual damascene copper interconnects <i>M.H. Lin, K.P. Chang, K.C. Su, and T. Wang</i>	671

Study of Cu migration induced failure of inter-layer dielectric <i>S.-S. Hwang, S.-Y. Jung, J.-K. Jung, and Y.-C. Joo</i>	673
Analysis of electromigration voiding phenomena in Cu interconnects <i>L. Arnaud, J.F. Guillaumond, N. Claret, C. Cayron, C. Guedj, M. Dupeux, V. Arnal, G. Reimbold, G Passemard, and J. Torres</i>	675
Simulation of electrical and mechanical properties of air-bridge Cu interconnects <i>H. Park, M. Kraatz, J. Im, B. Kastenmeier, and P.S. Ho</i>	677
Porosity-induced electric field enhancement and its impact on charge transport in porous inter-metal dielectrics <i>C. Hong and L. Milor</i>	679
Multimodal analysis of stress induced degradation of 90nm node interconnects <i>X.Federspiel and M. Gregoire</i>	681
Improved bipolar electromigration model <i>L. Doyen, X. Federspiel, and D. Ney</i>	683
Size effects and temperature dependence of stress-induced voiding <i>M. Hommel and S. Penka</i>	685
Identification and layout modification of copper/low k interconnect dielectric reliability assessment by using RVDB test <i>T.M.Z. Lin, W.M. Hsu, S.R. Lin, R.C.J. Wang, C.C. Chiu, and K. Wu</i>	687
Identification of a novel BTS and RVB failure mechanism in a copper/ultra-low k integration using a stopless trench etch <i>L. Smith, W. Engbrecht, Y. Solomentsev, K. Neuman, R. McGowan, and K. Pfeifer</i>	689

MEMORY POSTERS

Insight of stress effect on the ONO stack layer in a SONOS-type flash memory cell <i>C.C. Yeh, Y.Y. Liao, T. Wang, W.J. Tsai, T.C. Lu, T.F. Ou, M.S. Chen, Y.J. Chen, E.K. Lai, Y.H. Shih, W.C. Ting, J. Ku, and C.-Y. Lu</i>	691
Investigation of charge loss in cycled NBit cells via field and temperature accelerations <i>W.J. Tsai, N.K. Zous, H.Y. Chen, L. Liu, C.C. Yeh, S. Chen, W.P. Lu, T. Wang, J. Ku, and C.-Y. Lu</i>	693
Improvement of data retention time property by reducing vacancy-type point defect in DRAM cell transistor <i>K. Okonogi, K. Ohyu, T. Umeda, H. Miyake, and S. Fujieda</i>	695
Reliability of MgO tunneling barrier for MRAM device <i>C. Yoshida, H. Noshiro, Y. Yamazaki, T. Iizuka, Y. Stoh, M. Aoki, S. Umehara, M. Satoh, and K. Kobayashi</i>	697
Endurance and retention characteristics of SONOS EEPROMs operated using BTBT induced hot hole erase <i>P.B. Kumar, E. Murakami, S. Kamohara, and S. Mahapatra</i>	699
Temperature dependence of endurance characteristics in NOR flash memory cells <i>W.H. Lee, C.-K. Park, and K. Kim</i>	701
A new phenomenon of retention time evolution in the embedded DRAM technology with high-k dielectrics (Ta_2O_5) MIM capacitor after HTOL test <i>J.R. Shih, R.F. Tsui, K. Liu, Y.S. Tsai, H.W. Chin, and K. Wu</i>	703

PRODUCTS & CIRCUITS POSTERS

Circuit performance degradation of sample-and-hold amplifier due to gate-oxide overstress in a 130-nm CMOS process <i>J.-S. Chen and M.-D. Ker</i>	705
Hot carrier-induced degradation on high-k transistors and low noise amplifier <i>C. Yu and J.S. Yuan</i>	707

PROCESS INTEGRATION RELIABILITY POSTERS

Enhanced GOI degradation and reliability improvement of nitrogen and indium co-implant for advanced dual-gate oxide application <i>J.S. Wang, N.-C. Wu, H. Lu, T. Wang, J. Hsieh, H.K. Hsu, D. Chen, T. Fong, and L. Mei</i>	709
Effect of chemical mechanical polish process on low-temperature poly-SiGe thin film transistors <i>M.-S. Shieh, C.-Y. Chen, Y.-J. Hsu, S.-D. Wang, and T.-F. Lei</i>	711
Process induced instability and reliability issues in low-temperature poly-si thin film transistors <i>C.Y. Chen, S.-D. Wang, M.S. Shim, W.C.Chen, H.-Y. Lin, K.-L. Yeh, J.-W. Lee and T.-F. Lei</i>	713

A novel high reliability ILD stack <i>J.J. Naughton and M.A. Nelson</i>	715
Study on the retention time of body tied FINFET DRAM with <100> channel directional wafer <i>C. Lee, K. Kim, E.S. Cho, S. Ko, C.K. Kim, H.H. Park, D. Kim, C.-H. Lee, and D. Park</i>	717
Investigation into the dependency of plasma induced damage on the structural MOS geometry with a fast WLR stress and measurement sequence <i>A. Martin, C. Schlünder, and P.-E. Oswald</i>	719

SER POSTER

Elimination of single event latchup in 90nm SRAM technologies <i>H. Puchner, R. Kapre, S. Sharifzadeh, J. Majjiga, R. Chao, D. Radaelli, and S. Wong</i>	721
---	-----

TRANSISTORS POSTERS

Investigation of hot carrier degradation in grooved channel structure n-MOSFET: Sphere shaped recess cell array transistor (SRCAT) <i>J.Y. Seo, K.J. Lee, H. Kim, S.Y. Lee, S.S. Lee, W.S. Lee, Y.J. Kim, S.J. Hwang, and C.K. Yoon</i>	723
Dynamic negative bias temperature instability and comprehensive modeling in PMOS body-tied FINFETs <i>H. Lee, C.-H. Lee, D. Park, and Y.-K. Choi</i>	725
DC and AC NBTI stresses in PMOSFETs with PE-SIN capping <i>C.-Y. Ju, H.-C. Lin, Y.-F. Chang, and T.-Y. Huang</i>	727
Degradation mechanism in low-temperature p-channel polycrystalline silicon TFTs under dynamic stress <i>Y. Toyota, M. Matsumura, M. Hatano, T. Shiba, and M. Ohkura</i>	729
Interface-trap driven NBTI for ultrathin (EOT~12Å) plasma and thermal nitrided oxynitrides <i>G. Gupta, S. Mahapatra, L.L. Madhav, D. Varghese, K. Ahmed, and F. Nouri</i>	731
Physical modeling of negative bias temperature instabilities for predictive extrapolation <i>V. Huard, C.R. Parthasarathy, C. Guerin, and M. Denais</i>	733
Paradigm shift for NBTI characterization in ultra-scaled CMOS technologies <i>M. Denais, A. Bravaix, V. Huard, C. Parthasarathy, C. Guerin, G. Ribes, F. Perrier, M. Mairy, and D. Roy</i>	735
Novel model for HCI degradation and impact of conventional and non-conventional scaling <i>A. Haggag, M. Kuffler, D. Zhang, M. Sadaka, P. Grudowski, and M. Moosa</i>	737
Phonon-energy-coupling enhancement: dramatic improvement of the reliability of silicon MOS transistors <i>Z. Chen and J. Guo</i>	739
A new NBTI lifetime model (IG-MODEL) and an investigation on oxide thickness effect on NBTI degradation and recovery <i>C.L. Chen, M.J.Chen, C.J.Wang, and K. Wu</i>	741
Biographies	743
Page Number Cross-reference to Session/Poster Paper #	781
2006 Committees	782
2004 Paper Awards	787
2006 Tutorial Program Abstracts	789