

**2006 IEEE Symposium on
VLSI Circuits**

15 – 17 June 2006

Honolulu, HI

Copyright © 2006 Institute of Electrical and Electronics Engineers, Inc.

Copyright and Reprint Permission:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved.

IEEE Catalog Number: 06CH37742

ISBN: 1-4244-0006-6

Library of Congress Number: 2005935112

TABLE OF CONTENTS

SESSION I: Plenary Session I

The Past, Present, and Future of Data Converters and Mixed Signal ICs: a “Universal” Model	1
<i>David Robertson</i>	
Finger-Vein Authentication Technology and Its Future	5
<i>Junichi Hashimoto</i>	

SESSION 2: SRAM Cell Stability

Wordline & Bitline Pulsing Schemes for Improving SRAM Cell Stability in Low-Vcc 65nm CMOS Designs	9
<i>M. Khellah, Y. Ye, N.S. Kim, D. Somasekhar, G. Pandya, A. Farhang, K. Zhang, C. Webb, V. De</i>	
A Stable SRAM Cell Design Against Simultaneously R/W Disturbed Accesses	11
<i>T. Suzuki, H. Yamauchi, Y. Yamagami, K. Satomi, H. Akamatsu</i>	
A Vth-Variation-Tolerant SRAM with 0.3-V Minimum Operation Voltage for Memory-Rich SoC under DVS Environment	13
<i>Y. Morita, H. Fujiwara, H. Noguchi, K. Kawakami, J. Miyakoshi, S. Mikami, K. Nii, H. Kawaguchi, M. Yoshimoto</i>	
An SRAM Design in 65nm and 45nm Technology Nodes Featuring Read and Write-Assist Circuits to Expand Operating Voltage.	15
<i>H. Pilo, J. Barwin, G. Braceras, C. Browning, S. Burns, J. Gabric, S. Lamphier, M. Miller, A. Roberts, F. Towler</i>	
A 65 nm SoC Embedded 6T-SRAM Design for Manufacturing with Read and Write Cell Stabilizing Circuits	17
<i>S. Ohbayashi, M. Yabuuchi, K. Nii, Y. Tsukamoto, S. Imaoka, Y. Oda, M. Igarashi, M. Takeuchi, H. Kawashima, H. Makino, Y. Yamaguchi, K. Tsukamoto, M. Inuishi, K. Ishibashi, H. Shinohara</i>	

SESSION 3: Image Sensors

A 76 x 77mm ² , 16.85 Million Pixel CMOS APS Image Sensor	19
<i>S.U. Ay, E.R. Fossum</i>	
A 3500fps High-Speed CMOS Image Sensor with 12b Column-Parallel Cyclic A/D Converters	21
<i>M. Furuta, T. Inoue, Y. Nishikawa, S. Kawahito</i>	
A 0.88nW/pixel, 99.6 dB Linear-Dynamic-Range Fully-Digital Image Sensor Employing a Pixel-Level Sigma-Delta ADC	23
<i>Z. Ignjatovic, M.F. Bocko</i>	
A High Dynamic Range CMOS Image Sensor with In-Pixel Floating-Node Analog Memory for Pixel Level Integration Time Control	25
<i>S.-W. Han, S.-J. Kim, J.-H. Choi, C.-K. Kim, E. Yoon</i>	

SESSION 4: Clock Generation for High Speed Transceivers

A 1.2V 37-38.5GHz 8-Phase Clock Generator in 0.13um CMOS Technology	27
<i>C. Lee, L.-C. Chou, S.-I. Liu, C.-L. Ko, Y.-Z. Juang, C.-F. Chiu</i>	
A Low-Jitter PLL and Repeaterless Clock Distribution Network for a 20Gb/s Link	29
<i>F. O'Mahony, M. Mansuri, B. Casper, J.E. Jaussi, R. Moone</i>	
A Digital PLL with a Stochastic Time-to-Digital Converter	31
<i>V. Kratyuk, P.K. Hanumolu, K. Ok, K. Mayaram, U.-K. Moon</i>	
An Ultra-Wide Range Digitally Adaptive Control Phase Locked Loop with New 3-Phase Switched Capacitor Loop Filter	33
<i>S. Dosho, N. Yanagisawa, K. Sogawa, Y. Yamada, T. Morie</i>	
A Multiphase Delay-Locked Loop for 0.125-2Gbps 0.18 μ m CMOS Transmitter	35
<i>Y. Moon, D. Shim</i>	

SESSION 5: RF Blocks for Tuners and Sensor Networks

A Fully-Integrated 0.13 μ m CMOS Low-IF DBS Satellite Tuner	37
<i>A. Maxim, R. Poorfard, R. Johnson, P. Crawley, J. Kao, Z. Dong, M. Chennam, T. Nutt, D. Trager</i>	
A 184mW Fully Integrated DVB-H Tuner Chip with Distortion Compensated Variable Gain LNA	39
<i>H. Kawamura, T. Fujiwara, K. Kagoshima, S. Kawama, H. Kijima, M. Koutani, S. Toyoyama, K. Sakuno, K. Iizuka</i>	
9.75/10.6GHz SiGe PLL for LNB Satellite Front-Ends Using Half-Rate Oscillators	41
<i>A. Maxim, M. Gheorghe, C. Turinici</i>	
A 46% Efficient 0.8dBm Transmitter for Wireless Sensor Networks	43
<i>Y.H. Chee, A.M. Niknejad, J. Rabaey</i>	

SESSION 6: Data Converter Techniques

A 0.5-V 1-Msample/s 60-dB SNDR Track-and-Hold Circuit	45
<i>S. Chatterjee, P. Kinget</i>	
A 12-bit 32 μ W Ratio-Independent Algorithmic ADC	47
<i>J.A.M. Järvinen, M. Saukoski, K. Halonen</i>	
A 10MS/s 11-b 0.19mm ² Algorithmic ADC with Improved Clocking	49
<i>M.G. Kim, P.K. Hanumolu, U.-K. Moon</i>	
A 14-b 150 MS/s CMOS DAC with Digital Background Calibration	51
<i>H.-H. Chen, J. Lee, J. Weiner, Y.-K. Chen, J.-T. Chen</i>	

SESSION 7: Real World Interfaces

A 0.8V, 88dB Dual-Channel Audio Δ EU DAC with Headphone Driver	53
<i>Q. Meng, K. Lee, T. Sugimoto, K. Hamashita, K. Takasuka, S. Takeuchi, U.-K. Moon, G.C. Temes</i>	
A 0.9-V 96- μ W Digital Hearing Aid Chip with Heterogeneous β Q DAC	55
<i>S. Kim, N. Cho, S.-J. Song, D. Kim, K. Kim, H.-J. Yoo</i>	
An Analog Frontend Chip for a MEMS-based Parallel Scanning-Probe Data-Storage System	57
<i>C. Hagleitner, T. Bonaccio, A. Pantazi, A. Sebastian, E. Eleftheriou</i>	
A 1mW Dual-Chopper Amplifier for a 50- μ g/ $\sqrt{\text{Hz}}$ Monolithic CMOS-MEMS Capacitive Accelerometer	59
<i>D. Fang, H. Qu, H. Xie</i>	

SESSION 8: On-Chip Environment and Process Monitoring

A 1-ps Resolution On-chip Sampling Oscilloscope With 64:1 Tunable Sampling Range Based on Ramp Waveform Division Scheme	61
<i>K. Inagaki, D.D. Antono, M. Takamiya, S. Kumashiro, T. Sakurai</i>	
In-situ Measurement of Supply-Noise Maps with Millivolt Accuracy and Nanosecond-Order Time Resolution	63
<i>Y. Kanno, Y. Kondoh, T. Irita, K. Hirose, R. Mori, Y. Yasu, S. Komatsu, H. Mizuno</i>	
Daisy Chain for Power Reduction in Inductive-Coupling CMOS Link	65
<i>M. Inoue, N. Miura, K. Niitsu, Y. Nakagawa, M. Tago, M. Fukaishi, T. Sakurai, T. Kuroda</i>	
A Test Structure for Characterizing Local Device Mismatches	67
<i>K. Agarwal, F. Liu, C. McDowell, S. Nassif, K. Nowka, M. Palmer, D. Acharyya, J. Plusquellic</i>	
Impact of Layout on 90nm CMOS Process Parameter Fluctuations	69
<i>L.-T. Pang, B. Nikolic</i>	

SESSION 9: Serial Link Transceivers

A Wide Tracking Range 0.2-4Gbps Clock and Data Recovery Circuit	71
<i>P.K. Hanumolu, G.-Y. Wei, U.-K. Moon</i>	
PLL On-Chip Jitter Measurement: Analysis and Design	73
<i>S.D. Vamvakos, V. Stojanovic, J.L. Zerbe, C.W. Werner, D. Draper, B. Nikolic</i>	
A Sub-picosecond Resolution 0.5-1.5GHz Digital-to-Phase Converter	75
<i>P.K. Hanumolu, V. Kratyuk, G.-Y. Wei, U.-K. Moon</i>	
A Low Power 4.2Gb/s/pin Parallel Link Using Three-Level Differential Encoding	77
<i>S. Zogopoulos, W. Namgoon</i>	
Power/Performance/Channel Length Tradeoffs in 1.6 to 9.6Gbps I/O Links in 90nm CMOS for Server, Desktop, and Mobile Applications	79
<i>E. Yeung, K. Canagasaby, A. Tripathi, S. Chaudhuri, P. Meier, J. Prijic, V. Joshi, M. Mazumder, S. Dabral</i>	

SESSION 10: Analog Techniques

A 300 nW, 12 ppm/ $^{\circ}$ C Voltage Reference in a Digital 0.35 μ m CMOS Process	81
<i>G. De Vita, G. Iannaccone, P. Andreani</i>	
A 1.4-V Supply CMOS Fractional Bandgap Reference	83
<i>R.T. Perry, S.H. Lewis, A.P. Brokaw T.R. Viswanathan</i>	
An Integrated 1.8V to 3.3V Regulated Voltage Doubler using Active Diodes and Dual-Loop Voltage Follower for Switch-Capacitive Load	85
<i>Y.-H. Lam, W.-H. Ki, C.-Y. Tsui</i>	
0.9-V Rail-to-Rail Operational Amplifiers with Adaptive Threshold Voltage Control	87
<i>T. Adachi, K. Takasuka</i>	

SESSION 11: Plenary Session II

Through Silicon Via and 3-D Wafer/Chip Stacking Technology	89
<i>Kenji Takahashi</i>	
High Performance Processors in a Power Limited World	93
<i>Sam Naffziger</i>	

SESSION 12: Clock Generation and Distribution

17GHz Fine Grid Clock Distribution with Uniform-Amplitude Standing-Wave Oscillator	98
<i>M. Sasaki, M. Shiozaki, A. Mori, A. Iwata, H. Ikeda</i>	
175 GMACS/mW Charge-Mode Adiabatic Mixed-Signal Array Processor	100
<i>R. Karakiewicz, R. Genov, A. Abbas, G. Cauwenberghs</i>	
An On-chip Calibration Technique for Reducing Supply Voltage Sensitivity in Ring Oscillators	102
<i>T. Wu, K. Mayaram</i>	
A 0.004mm ² Portable Multiphase Clock Generator Tile for 1.2GHz RISC Microprocessor	104
<i>I. Jung, G. Jung, J. Song, M.-Y. Kim, J. Park, S.B. Park, C. Kim</i>	
A Duty-Cycle Correction Circuit for High-Frequency Clocks	106
<i>K. Agarwal, R. Montoye</i>	

SESSION 13: Non-Volatile Memory Architecture and Circuits

MRAM Cell Technology for Over 500MHz SoC	108
<i>N. Sakimura, T. Sugibayashi, T. Honda, H. Honjo, S. Saito, T. Suzuki, N. Ishiwata, S. Tahara</i>	
A Non-Volatile 2Mbit CBRAM Memory Core Featuring Advanced Read and Program Control	110
<i>H. Hönigschmid, M. Angerbauer, S. Dietrich, M. Dimitrova, D. Gogl, C. Liaw, M. Markert, R. Symanczyk, L. Altimime, S. Bournat, G. Müller</i>	
The Impact of Random Telegraph Signals on the Scaling of Multilevel Flash Memories	112
<i>H. Kurata, K. Otsuga, A. Kotabe, S. Kajiyama, T. Osabe, Y. Sasago, S. Narumi, K. Tokami, S. Kamohara, O. Tsuchiya</i>	
Design of 90nm 1Gb ORNAND™ Flash Memory with MirrorBit™ Technology	114
<i>T.H. Kuo, N. Yang, N. Leong, E. Wang, F. Lai, A. Lee, H. Chen, S. Chandra, Y. Wu, T. Akaogi, A. Melik-Martirosian, A. Pourkeramati, J. Thomas, M. VanBuskirk</i>	
A Novel Program and Read Architecture for Contact-Less Virtual Ground NOR Flash Memory for High Density Application	116
<i>N. Ito, Y. Yamauchi, N. Ueda, K. Yamamoto, Y. Sugita, T. Mineyama, A. Ishihama, K. Moritani</i>	

SESSION 14: Serial Receivers

A Fully Integrated 10Gbps Receiver with Adaptive Optical Dispersion Equalizer in 0.13 μ m CMOS	118
<i>A. Momtaz, D. Chung, N. Kocaman, M. Caresosa, J. Cao, B. Zhang, I. Fujimori</i>	
A Single Chip 2.5 Gbps CMOS Burst Mode Optical Receiver	120
<i>W.-Z. Chen, R.-M. Gan</i>	
A 35-Gb/s Limiting Amplifier in 0.13 μ m CMOS Technology	122
<i>C. Lee, S.-I. Liu</i>	
A 100-Gb/s 1:2 Demultiplexer	124
<i>Y. Suzuki, M. Mamada, Z. Yamazaki</i>	

SESSION 15: SRAM Architecture and Techniques

The 65nm 16MB On-die L3 Cache for a Dual Core Multi-Threaded Xeon® Processor	126
<i>J. Chang, M. Huang, J. Shoemaker, J. Benoit, S.-L. Chen, W. Chen, S. Chiu, R. Ganesan, G. Leong, V. Lukka, S. Rusu, D. Srivastava</i>	
A SRAM Core Architecture with Adaptive Cell Bias Scheme	128
<i>H.-S. Yu, N.-S. Kim, Y.-J. Son, Y.-G. Kim, H.-C. Kim, U.-R. Cho, H.-G. Byun</i>	
A 65 nm Ultra-High-Density Dual-port SRAM with 0.71 μ m ² 8T-cell for SoC	130
<i>K. Nii, Y. Masuda, M. Yabuuchi, Y. Tsukamoto, S. Ohbayashi, S. Imaoka, M. Igarashi, K. Tomita, N. Tsuboi, H. Makino, K. Ishibashi, H. Shinohara</i>	
Self-Repairing SRAM for Reducing Parametric Failures in Nanoscaled Memory	132
<i>S. Mukhopadhyay, K. Kim, H. Mahmoodi, A. Datta, D. Park, K. Roy</i>	

SESSION 16: Nyquist ADC 1

A 6-bit 800-MS/s Pipelined A/D Converter with Open-loop Amplifiers	134
<i>D.-L. Shen, T.-C. Lee</i>	
A 1-V 100MS/s 8-bit CMOS Switched-Opamp Pipelined ADC Using Loading-Free Architecture.	136
<i>Y. Wu, V.S.L. Cheung, H. Luong</i>	
A 7bit 800Msps 120mW Folding and Interpolation ADC Using a Mixed-Averaging Scheme	138
<i>K. Makigawa, K. Ono, T. Ohkawa, K. Matsuura, M. Segami</i>	
A 500MS/s 5b ADC in 65nm CMOS.	140
<i>B.P. Ginsburg, A.P. Chandrakasan</i>	

SESSION 17: MM-Wave

A Millimeter-Wave Schottky Diode Detector in 130-nm CMOS Technology	142
<i>E. Seok, C. Cao, S. Sankaran, K.K. O</i>	
A 60GHz CMOS Differential Receiver Front-End Using On-Chip Transformer for 1.2 Volt Operation with Enhanced Gain and Linearity	144
<i>D. Huang, R. Wong, Q. Gu, N.-Y. Wang, T.W. Ku, C. Chien, M.-C.F. Chang</i>	
A 9.5-dB 50-GHz Matrix Distributed Amplifier in 0.18- μ m CMOS	146
<i>J.-C. Chien, T.-Y. Chen, L.-H. Lu</i>	
A 24-GHz Transmitter with an On-chip Antenna in 130-nm CMOS	148
<i>C. Cao, Y. Ding, X. Yang, J.-J. Lin, A. K. Verma, J. Lin, F. Martin, K.K. O</i>	

SESSION 18: Digital Processing

A 0.79mm ² 29mW Real-Time Face Detection Core	150
<i>Y. Hori, M. Kusaka, T. Kuroda</i>	
1.047GHz, 1.2V, 90nm CMOS, 2-Way VLIW DSP Core Using Saturation Anticipator Circuit	152
<i>H. Suzuki, H. Takata, H. Shinohara, E. Teraoka, M. Matsuo, T. Yoshida, H. Sato, N. Honda, N. Masui, T. Shimizu</i>	
A 2.60pJ/Inst Subthreshold Sensor Processor for Optimal Energy Efficiency	154
<i>B. Zhai, L. Nazhandali, J. Olson, A. Reeves, M. Minuth, R. Helfand, S. Pant, D. Blaauw, T. Austin</i>	
A Watchdog Sensor for Assuring the Quality of Various Perishables with Subthreshold CMOS Circuits.	156
<i>K. Ueno, T. Hirose, T. Asai, Y. Amemiya</i>	
A 70GOPS, 34mW Multi-Carrier MIMO Chip in 3.5mm ²	158
<i>D. Markovic, R.W. Brodersen, B. Nikolic</i>	

SESSION 19: Oversampled ADCs

A 0.9V 92dB Double-Sampled Switched-RC Δ EU Audio ADC	160
<i>M.G. Kim, G.-C. Ahn, P.K. Hanumolu, S.-H. Lee, S.-H. Kim, S.-B. You, J.-W. Kim, G.C. Temes, U.-K. Moon</i>	
A 1.2V, 10.8mW, 500kHz Sigma-Delta Modulator with 84dB SNDR and 96dB SFDR	162
<i>C.W. Tsang, Y. Chiu, B. Nikolic</i>	
A 14-bit 5MS/s Continuous-Time Delta-Sigma A/D Modulator	164
<i>Z. Li, T.S. Fiez</i>	
An 11-bit 330MHz 8X OSR Σ - Δ Modulator for Next-Generation WLAN.	166
<i>J. Paramesh, R. Bishop, K. Soumyanath, D. Allstot</i>	
A 4GHz 4th-order Passive LC Bandpass Delta-Sigma Modulator with IF at 1.4GHz	168
<i>L. Luh, J.F. Jensen, C.-M. Lin, C.-T. Tsen, D. Le, A.E. Cosand, S. Thomas, C. Fields</i>	

SESSION 20: Oscillators and Dividers

A 20-GHz Injection-Locked LC Divider with a 25-% Locking Range.	170
<i>T. Shibasaki, H. Tamura, K. Kanda, H. Yamaguchi, J. Ogawa, T. Kuroda</i>	
Coupled Inverter Ring I/Q Oscillator for Low Power Frequency Synthesis.	172
<i>J. Xu, S. Verma, T.H. Lee</i>	
Injection-Locked Frequency Dividers Based on Ring Oscillators with Optimum Injection for Wide Lock Range.	174
<i>A. Mirzaei, M.E. Heidari, R. Bagheri, S. Chehrizi, A.A. Abidi</i>	
A Single-Tank Dual-Band Reconfigurable Oscillator	176
<i>R. Gharpurey, T.-L. Hsieh, S. Venkatraman</i>	
A 40-GHz Wide-Tuning-Range VCO in 0.18- μ m CMOS.	178
<i>J.-C. Chien, L.-H. Lu</i>	

SESSION 21: Advanced Memory and Circuits

A 128Mb Floating Body RAM(FBRAM) on SOI with Multi-Averaging Scheme of Dummy Cell.	180
<i>T. Ohsawa, T. Higashi, K. Fujita, K. Hatsuda, N. Ikumi, T. Shino, H. Nakajima, Y. Minami, N. Kusunoki, A. Sakamoto, J. Nishimura, T. Hamamoto, S. Fujii</i>	
A Configurable Enhanced T2RAM Macro for System Level Power Management Unified Memory	182
<i>K. Arimoto, F. Morishita, I. Hayashi, T. Gyohten, H. Noda, T. Ipposhi, K. Dosaka</i>	
Λ 3-Transistor DRAM Cell with Gated Diode for Enhanced Speed and Retention Time	184
<i>W.K. Luk, J. Cai, R.H. Dennard, M.J. Immediato, S.V. Kosonocky</i>	
Low Power SOC Design Using Partial-Trench-Isolation ABC SOI (PTI-ABC SOI) for Sub-100-nm LSTP Technology	186
<i>O. Ozawa, K. Fukuoka, Y. Igarashi, T. Kuraishi, Y. Yasu, Y. Maki, T. Ipposhi, T. Ochiai, M. Shirahata, K. Ishibashi</i>	
A Register File with 8.4GHz Throughput for Efficient Instruction Scheduling in a Pentium® 4 Processor	188
<i>N. Nintunze, G. Pham</i>	

SESSION 22: Equalization Techniques

A 5-mW 6-Gb/s Quarter-Rate Sampling Receiver with a 2-Tap DFE Using Soft Decisions	190
<i>K.-L.J. Wong, A. Rylyakov, C.-K.K. Yan</i>	
A Low-Power Receiver with Switched-Capacitor Summation DFE.	192
<i>A. Emami-Neyestanak, A. Varzaghani, J. Bulzacchelli, A. Rylyakov, C.-K.K. Yang, D. Friedman</i>	
A 10-Gb/s CMOS Merged Adaptive Equalizer/CDR Circuit for Serial-Link Receivers	194
<i>S. Gondi, B. Razavi</i>	
A 200Mb/s-2Gb/s Oversampling RX with Digitally Self-Adapting Equalizer in 0.18 μ m CMOS Technology.	196
<i>G.W. den Besten, F. Gerfers, J. Conder, A.J. Köllmann, P. Petkov</i>	
A Tunable Passive Filter for Low-Power High-speed Equalizers	198
<i>R. Sun, J. Park, F. O'Mahony, C. P. Yue</i>	

SESSION 23: UWB

A 2.3mW Baseband Impulse-UWB Transceiver Front-end in CMOS	200
<i>I.D. O'Donnell, R.W. Brodersen</i>	
A 1-V 299 μ W Flashing UWB Transceiver Based on Double Thresholding Scheme.	202
<i>A. Tamtrakarn, H. Ishikuro, K. Ishida, M. Takamiya, T. Sakurai</i>	
A Single-chip Gaussian Monocycle Pulse Transmitter using 0.18 μ m CMOS Technology for Intra/Interchip UWB Communication.	204
<i>P.K. Saha, N. Sasaki, T. Kikkawa</i>	
An 11-Band 3.4 to 10.3 GHz MB-OFDM UWB Receiver in 0.25 μ m SiGe BiCMOS.	206
<i>A. Valdes-Garcia, C. Mishra, F. Bahmani, J. Silva-Martinez, E. Sanchez-Sinencio</i>	

SESSION 24: Reducing Power, Noise, and Leakage

Supply Voltage Adjustment Technique for Low Power Consumption and its Application to SOCs with Multiple Threshold Voltage CMOS.	208
<i>H. Okano, T. Shiota, Y. Kawabe, W. Shibamoto, T. Hashimoto, A. Inoue</i>	
The Circuits and Robust Design Methodology of the Massively Parallel Processor Based on the Matrix Architecture.	210
<i>H. Noda, T. Tanizaki, T. Gyohten, K. Dosaka, M. Nakajima, K. Mizumoto, K. Yoshida, T. Iwao, T. Nishijima, Y. Okuno, K. Arimoto</i>	
A Power-Managed Protocol Processor for Wireless Sensor Networks	212
<i>M. Sheets, F. Burghardt, T. Karalar, J. Ammer, Y.H. Chee, J. Rabaey</i>	
A Leakage Management System Based on Clock Gating Infrastructure for a 65-nm Digital Base-Band Modem Chip.	214
<i>F. Jumel, P. Royannez, H. Mair, D. Scott, A.E. Rachidi, R. Lagerquist, M. Chau, S. Gururajaroo, S. Thiruvengadam, M. Clinton, V. Menezes, R. Hollingsworth, J. Vaccani, F. Piacebello, N. Culp, J. Rosal, M. Ball, F. Ben-Amar, L. Bouetel, O. Domerego, J.L. Lachese, C. Fournet-Fayard, J. Ciroux, C. Raibaut, U. Ko</i>	
Distributed Active Decoupling Capacitors for On-Chip Supply Noise Cancellation in Digital VLSI Circuits	216
<i>J. Gu, R. Harjani, C. Kim</i>	

SESSION 25: Nyquist ADCs II

A 15b-Linear, 20MS/s, 1.5b/Stage Pipelined ADC Digitally Calibrated with Signal- Dependent Dithering 218
Y.-S. Shu, B.-S. Song

A 12b 10MS/s Pipelined ADC Using Reference Scaling 220
G. Ahn, P.K. Hanumolu, M. Kim, S. Takeuchi, T. Sugimoto, K. Hamashita, K. Takasuka, G. Temes

A 12b, 75MS/s Pipelined ADC Using Incomplete Settling 222
E. Iroaga, B. Murmann

A 1V 30mW 10b 100MSample/s Pipeline A/D Converter Using Capacitance Coupling Techniques 224
K. Honda, F. Masanori, S. Kawahito

A 10b 170MS/s CMOS Pipelined ADC Featuring 84dB SFDR without Calibration 226
J. Li, G. Manganaro, M. Courcy, B.-M. Min, L. Tomasi, A. Alam, R. Taylor

SESSION 26: RF Front Ends and Baseband Processing

A 0.5 V 900 MHz CMOS Receiver Front End 228
N. Stanic, P. Kinget, Y. Tsvividis

Multi-band (1-6GHz), Sampled, Sliding-IF Receiver With Discrete-Time-Filtering in 90nm Digital CMOS Process 230
H. Lakdawala, J. Zhan, A. Ravi, S. Anderson, B.R. Carlton, R.B. Nicholls, N. Yaghini, R.E. Bishop, S.S. Taylor, K. Soumyanath

A Cartesian-Feedback Linearized CMOS RF Transmitter for EDGE Modulation 232
L. Tee, E. Sacchi, R. Boccock, N. Wongkomet, P.R. Gray

A 1V 14mW-per-Channel Flexible-IF CMOS Analog-Baseband IC for 802.11a/b/g Receivers 234
P.-I. Mak, S.-P. U, R.P. Martins

A 31.2mW UWB Baseband Transceiver with All-Digital I/Q-mismatch Calibration and Dynamic Sampling 236
J.-Y. Yu, C.-C. Chung, H.-Y. Liu, Y.-W. Lin, W.-C. Liao, T.-Y. Hsu, C.-Y. Lee