

**2006 IEEE International Conference on
IC Design and Technology**

24 – 26 May 2006

Padova, Italy

Copyright © 2006 Institute of Electrical and Electronics Engineers, Inc.

Copyright and Reprint Permission:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved.

IEEE Catalog Number: 06TH8866

ISBN: 1-4244-0097-X

Library of Congress Number: 2005938116

© 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

IEEE Catalog Number: 06TH8866
ISBN: 1-4244-0097-X
Library of Congress: 2005938116

Table of content

ICICDT-2007 Call For Papers

ICICDT-2006 Proceedings preface.

Opening remarks, welcoming remarks and keynote speech1

Session A Leakage Reduction

Impact of CMOS Technology Scaling on SRAM Standby Leakage Reduction techniques *O. Thomas, M. Belleville, F. Jacquet, P. Flatresse*2

Silicon characterization of standby leakage reduction techniques in a 0.13 μ m Low Power Partially-Depleted Silicon-On-Insulator Technology *N. L'Hostis, O. Thomas, S. Haendler, A. Amara, P. Flatresse, M. Belleville*7

Invited Paper: Leakage Reduction at Architectural Level *C. Piquet, C. Schuster, J.-L. Nagel*11

Invited Paper: Leakage Power Reduction Techniques applied to 90nm SoC Application Processor *P. Royanne, H Mair, F. Dahan, M Wagner, M Streeter, L Bouetel, J Blasquez, H Clasen, G. Semino, J Dong, D. Scott, B. Pitts, C Raibaut, U. Koz*15

Session B Advanced Memory Device Technologies

Evaluation of a Non-Volatile FPGA based on MRAM technology *W. Zhao, E. Belhaire, V. Javerliac, C. Chappert, B. Dieny*17

A scalable Stacked Gate NOR/NAND Flash Technology compatible with high-k and metal gates for sub 45nm generations *J. De Vos, L. Haspeslagh, M. Demand, K. Devriendt, D. Wellekens, S. Beckx, J. Van Houdt.*21

Interpoly Oxide related Fast Bit Failures in the HIMOS™ Flash Memory Cell *J. Ackaert, T. Yao, A. Lowe, P. Gassot, W. Ooghe, L. Schlegel, P. Bogaert, H. Branquart*25

<u>Invited Paper: A Floating Body Cell (FBC) fully Compatible with 90nm CMOS Technology Node for Embedded Applications</u>	
<i>T. Hamamoto, Y. Minami, T. Shino, A. Sakamoto, T. Higashi, N. Kusunoki, K. Fujita, K. Hatsuda, T. Ohsawa, N. Aoki, H. Tanimoto, M. Morikado, H. Nakajima, K. Inoh, A. Nitayama</i>30
<u>Invited Paper : Pushing the scaling limits of embedded non-volatile memories with high-K materials</u>	
<i>M. van Duuren, R. van Schaijk, M. Slotboom, P. G. Tello, N. Akil, A. H. Miranda, D. S. Golubović</i>36
<u>Invited Paper : Flash memory: a challenged memory technology</u>	
<i>J. Van Houdt</i>40

Session C Advanced IC Design & Integration

<u>Invited Paper: An Integrated Timing and Dynamic Supply Noise Verification Methodology for Nanometer CMOS SoC Designs</u>	
<i>Kenji Shimazaki, Makoto Nagata, Kazuhiro Sato</i>44
<u>An active 90nm inductive signal noise testchip with realistic microprocessor signal buses</u>	
<i>M. Elzinga, E. Chiprout, C. Dike, M. Wolfe, M. Kobrinsky</i>48
<u>Dynamic Circuit Techniques in Deep Submicron Technologies: Domino Logic reconsidered</u>	
<i>C. Cornelius, S. Köppe, D. Timmermann</i>53
<u>Invited Paper: Circuits and Design Techniques for Secure ICs Resistant to Side-Channel Attacks</u>	
<i>I. Verbaathwede, K. Tiri, D. Hwang, A. Hodjat, P. Schaumont</i>57
<u>Evaluation of the robustness of dual rail logic against DPA</u>	
<i>A. Razafindraibe, P. Maurine, M. Robert</i>61
<u>Invited Paper: Optimal Design of Monolithic Integrated DC-DC Converters</u>	
<i>G. Schrom, P. Hazucha, F. Paillet, D. S. Gardner, S. T. Moon, T. Karnik</i>65
<u>Improved Linearity Active Resistor with Controllable Negative Resistance</u>	
<i>C. Popa</i>68
<u>High Speed, Small Area, Reliable, LTPS TFT-based Level Shifter for System-On-Panel Technology</u>	
<i>J. C. Lee, J. Y. Jeong</i>72
<u>Suitability of FinFET technology for low-power mixed-signal applications</u>	
<i>B. Parvais, C. Gustin, V. De Heyn, J. Loo, M. Dehan, V. Subramanian, A. Mercha, N. Collaert, R. Rooyackers, M. Jurczak, P. Wambacq, S. Decoutere</i>76

Session D Advanced Transistors

<u>Invited Paper: Multi-gate MOSFETs with back-gate control</u>	
<i>T. Hiramoto T. Nagumo</i>80
<u>Invited Paper: Nanoscale Si Based 3-dimensional MOSFETs</u>	
<i>D. Park, D.-W. Kim, B.-I. Ryu</i>82
<u>Industry Trend: Planar Double Gate Technology</u>	

<i>T. Dao, P. Montgomery, E. Luckowski, J. John, J. Norbert, S. Stewart, B-Y Nguyen, J. Teplik</i>86
<u>Discrete Dopant Fluctuation in Limited-Width FinFETs for VLSI Circuit Application: A Theoretical Study</u>	
<i>M.-H. Chiang, J.-N. Lin, K. Kim, C.-T. Chuang</i>88
<u>Four-Terminal Double-Gate Logic for LSTP Applications below 32-nm Technology Node</u>	
<i>S. O'uchi, Y.-X. Liu, M. Masahara, T. Tsutsumi, K. Endo, T. Nakagawa, M. Hioki, T. Sekigawa, H. Koike E. Suzuki</i>92
Session E PID	
<u>Invited Paper: Assessment of Process-Induced Damage in High-k Transistors</u>	
<i>C. D. Young, R. Choi, D. Heh, A. Neugroschel, H. Park, C. Y. Kang, G. A. Brown, S. C. Song, B.H. Lee, G. Bersuker</i>96
<u>Invited paper: On the recovery of simulated plasma process induced damage in high-k dielectrics</u>	
<i>L Pantisano, BJ O'Sullivan, P Roussel, R Degraeve, G Groeseneken, S DeGendt, M Heyns</i>100
<u>Invited Paper: Robust 45nm porous low-k process integration with well-controlled plasma process damage and moisture uptake</u>	
<i>N. Mastunaga</i>104
<u>Charging Damage and Product Impact in a Bulk CMOS Technology</u>	
<i>T. B. Hook, C. Musante, D. Harmon, T. Sullivan</i>108
<u>Re-examination of Deuterium Effect on Negative Bias Temperature Instability in Ultra-thin Gate Oxides</u>	
<i>Y. Mitani, H. Satake</i>112
Session F: Ultra Thin Gate Dielectric Reliability	
<u>Invited Paper: From oxide breakdown to device failure: an overview of post-breakdown phenomena in ultrathin gate oxides</u>	
<i>J. Sune, E. Y. Wu</i>116
<u>Invited Paper: Reliability of ultra thin gate oxide CMOS devices: Design perspective</u>	
<i>CR Parthasarathy, M Denais , V. Huard, G. Ribes, D. Roy, C. Guerin, F. Perrier, E. Vincent, A.Bravaix</i>122
Session G: Advanced Transistors	
<u>Invited Paper: ITFET: Inverted T Channel FET, A Novel Device architecture and circuits based on the ITFET</u>	
<i>L. Mathew, , M. Sadd, S. Kalpat, M. Zavala, T. Stephens, R. Mora, R. Rai, C. Parker, J. Vasek, D. Sing, R. Shimer, L. Prabhu, G.O. Workman, G. Ablen, Z.Shi, J.Saenz , B. Min, D. Burnett, B.-Y. Nguyen, J. Mogab., M.M. Chowdhury, W. Zhang, J.G. Fossum</i>130
<u>Characterization of HfSiON Gate Dielectric with TiN Gate on Multi-Gate MOSFET</u>	
<i>W. Xiong, C. Young, K. Matthew, C. R. Cleavelin, T. Schulz, K. Schroefer, P. Patruno</i>134

<u>Highly Manufacturable Single-Bridge-Channel MOSFET (SBCFET)</u> <i>S.-Y. Lee, M.-S. Kim, E.-J. Yoon, S.-M. Kim, L. Jun, D.-W. Kim, D. Park</i>137
<u>A Impact of Block Oxide on 50 nm Gate Length Planar MOSFETs</u> <i>J.-T. Lin, Y.-C. Eng, T.-Y. Lee, K.-C. Lin, K.-D. Huang</i>141
<u>A Novel FDSOI MOSFET with Block Oxide Enclosed Body</u> <i>J.-T. Lin, Y.-C. Eng, K.-D. Huang, T.-Y. Lee, K.-C. Lin</i>145

Session H: Advanced Materials

<u>Invited Paper: Carbon Nanotubes for Potential Device and Interconnect Applications</u> <i>W. Hoenlein</i>149
<u>Invited Paper: Impact of Advanced SOI Substrates on Device Architecture and Design</u> <i>C. Mazure, J. Wasselin</i>155
<u>Invited Paper: Totally Silicided (TOSI) Gates as an evolutionary metal gate solution for advanced CMOS technologies</u> <i>M. Müller, A. Mondot, D. Aimé, N. Gierczynski, G. Ribes, T. Skotnicki</i>159
<u>Invited Paper: Mobility-Enhanced CMOS Technologies using Strained Si/SiGe/Ge Channels</u> <i>S. Takagi, T. Tezuka, T. Irisawa, S. Nakaharai, T. Numata, K. Usuda, T. Maeda, N. Sugiyama</i>165

Session I: Computer-aided Design

<u>Invited paper: Statistical Optimization for Total Power Under Timing, Yield Constraints</u> <i>M. Orshansky</i>167
<u>Invited paper: Synergistic Optimization of Design and Process for 65nm and Beyond</u> <i>M. Lavin</i>171
<u>Invited paper: Physical Design Automation Challenges for 3D ICs</u> <i>S. Sapatnaker</i>172
<u>Simultaneous Peak and Average Power Optimization in Synchronous Sequential Designs Using Retiming and Multiple Supply Voltages</u> <i>A. K. Allam</i>173
<u>Application of Global Loops on ULSI Routing for DfY</u> <i>P. Panitz, M. Olbrich, J. Koehl, E. Barke</i>179
<u>Modified Force-Directed Scheduling for Peak and Average Power Optimization using Multiple Supply-Voltages</u> <i>A. K. Allam</i>183
<u>A Novel DCVS Tree Reduction Algorithm</u> <i>O. Kavehie, K. Navi, T. Nikoubin, M. Rouholamini</i>188
<u>Inductance modeling for on-chip interconnects using Elevated coplanar waveguide</u> <i>R. Ranjithkumar, S. Rajaram, S. Raju, V. Abhaikumar</i>195

Session J: Design for Manufacturability & Statistical Approach

<u>Invited Paper: Accurate Circuit Performance Prediction Model and Lifetime Prediction Method of NBT Stressed Devices for Highly Reliable ULSI Circuits</u> <i>R. Kuroda, K. Watanabe, A. Teramoto, M. Mifuji, T. Yamaha, S. Sugawa, T. Ohmi</i>199
<u>Simulation of patterning-induced circuit performance variability</u> <i>A. Nackaerts, S. Verhaegen, J. Ramos, G. Vandenberghe, S. Biesemans</i>203
<u>A Fast and Accurate Monte Carlo Method for Interconnect Variation</u> <i>M. Zhang, M. Olbrich, H. Kinzelbach, D. Seider, E. Barke</i>207
<u>Invited Paper: A Self-Tuning Dynamic Voltage Scaled Processor Using Delay-Error Detection and Correction</u> <i>S. Das, D. Roberts, S. Lee, S. Pant, D. Blaauw, T. Austin, T. Mudge, K. Flautner</i>211
<u>Timing Preservation in Wire Spreading Utilized for Yield Improvement</u> <i>T. Serdar, O. Omedes, B. Carpentier</i>215

Session K: Low Power IC Design and Advanced Memory Design

<u>Invited Paper: Low Power and Flexible Braille Sheet Display with Organic FET's and Plastic Actuators</u> <i>M. Takamiya, T. Sekitani, Y. Kato, H. Kawaguchi, T. Someya, T. Sakurai</i>219
<u>Invited Paper: Delay and Power Monitoring Scheme for Minimizing Power Consumption by Means of Supply and Threshold Voltage Control</u> <i>M. Nomura, Y. Ikenaga, K. Takeda, Y. Nakazawa, Y. Aimoto, Y. Hagihara</i>223
<u>A Low-Voltage Process Corner Insensitive Subthreshold CMOS Voltage Reference Circuit</u> <i>H. Lin, D.-K. Chang</i>227
<u>A Low-Power Fully-MOSFET Voltage Reference Generator for 90 nm CMOS Technology</u> <i>G. Di Naro, G. Lombardo, C. Paolino, and G. Lullo</i>231
<u>Invited Paper: Reviews and Prospects of Nanoscale SRAMs</u> <i>K. Osada</i>235
<u>Invited Paper: New modules, materials and architectures for Flash Memory scaling</u> <i>G.Molas, B.De Salvo</i>243
<u>Single Event Leakage Current in Flash memory</u> <i>G.Cellere, L. Larcher, A. Paccagnella, A. Visconti, M. Bonanomi</i>247