

2006 Proceedings 56th Electronic Components and Technology Conference

**San Diego CA
30 May – 2 June 2006**

Volume 1 of 4



**IEEE Catalog Number:
ISBN:**

**06CH37766
1-4244-0151-8**

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06CH37766
ISBN: 1-4244-0151-8
ISSN: 0569-5503

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
 (732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

TABLE OF CONTENTS

Scroll to the title and select a **Blue** link to open a paper. After viewing the paper, use the bookmark “Go to Previous Document” to return to the same page in the Table of Contents.

1: Flip Chip

Chairs: Raj N. Master – AMD; and Paul M. Harvey – IBM

A Systematic Approach to Qualification of 90 nm Low-K Flip-Chip Packaging	1
Uday Vissa and Nicole Butel, James Rowatt and Casey Thielen – Avago Technologies; David McCann and Jeff Collins – Amkor Technology	
Assembly Challenges of High Density Large Fine Pitch Lead-Free, Flip-Chip Package	10
Ser Choong Chong, Tai Chong Chai, Samuel Lim, and Wai Yin Hnin – Institute of Microelectronics; Yeow Meng Tan and Chek Kweng Cheng – Singapore Institute of Manufacturing Technology	
Bond-on-Lead: A Novel Flip-Chip Interconnection Technology for Fine Effective Pitch and High I/O Density	16
Rajendra D. Pendse, K.M. Kim, K.O. Kim, O.S. Kim, and Kenny Lee – STATSChipPAC Inc.	
Low Temperature Fluxless Flip-Chip Technology for Fine Pitch Bonding	24
C. Davoine, M. Fendler, F. Marion, and C. Louis – CEA Grenoble; R. Fortunier – École des Mines de Saint-Étienne	
Fabrication of Compliant, Copper-Based Chip-to-Substrate Connections	29
Ate He, Muhannad S. Bakir, Sue Ann Bidstrup Allen, and Paul A. Kohl – Georgia Institute of Technology	
1Gb/s Ethernet Physical Layer Device Package Development	35
Ranjan Mathew, Michael Wang, Jinsong Hu, Qinghua Chen, Chuck Cowen, Elena Gifford, and Effi Ivanir – Intel Corporation	
AC Coupled Interconnect using Buried Bumps for Laminated Organic Packages	41
John Wilson, Lei Luo, Jian Xu, Stephen Mick, Evan Erickson, Hsuan-Jung Su, and Paul Franzon – North Carolina State University; Benson Chan and How Lin – Endicott Interconnect Technologies, Inc.	

2: Advances in Drop/Impact Reliability

Chairs: Darvin R. Edwards – Texas Instruments, Inc.; and Jo Caers – Philips Electronics Singapore Pte Ltd.

Drop Impact Analysis of Sn-Ag-Cu Solder Joints using Dynamic High-Strain Rate Plastic Strain as the Impact Damage Driving Force	49
John H.L. Pang and F.X. Che – Nanyang Technological University	
Impact Strength Evaluation of Solder Joints in BGA by Dropping Steel Rod	55
Akihiro Yaguchi, Naotaka Tanaka, and Yasuhiro Naka – Hitachi, Ltd.; Kenichi Yamamoto, Ryosuke Kimoto, and Munehiro Yamada – Renesas Technology Corporation	
Micro Impact Characterisation of Solder Joint for Drop Impact Application	64
E.H. Wong – Institute of Microelectronics; University of Sydney; Y.-W. Mai – University of Sydney; K.T. Tsai and F. Liu – Instron Singapore Pte Ltd.; R. Rajoo, S.K.W. Seah – Institute of Microelectronics; C.-L. Yeh – Advanced Semiconductor Engineering, Inc.	
Enhancing Drop Test Efficacy for Product Quality Improvement through Interconnection Shear Tests	72
Murali Hanabe, Sridhar Canumalla, and Arni Kujala – Nokia	
Improvement in Drop Shock Reliability of Sn-1.2Ag-0.5Cu BGA Interconnects by Ni Addition	78
Masamoto Tanaka, Tsutomu Sasaki, Takayuki Kobayashi, and Kohei Tatsumi – Nippon Steel Corporation	

Health Monitoring for Damage Initiation & Progression during Mechanical Shock in Electronic Assemblies	85
Pradeep Lall, Prakriti Choudhary, Sameep Gupte, and Jeff Suhling – Auburn University	
A Comparative Study of the Failure Mechanisms Encountered in Drop and Large Amplitude Vibration Tests	95
P. Marjamäki, T.T. Mattila, and J.K. Kivilahti – Helsinki University of Technology	

3: Innovated Interconnects & Processes

Chairs: Lei Shan – IBM T.J. Watson Research Center; and Voya Markovich – Endicott Interconnect Technologies, Inc.

Copper Interconnections for High Performance and Fine Pitch Flipchip Digital Applications and Ultra-Miniaturized RF Module Applications	102
Rao R. Tummala, P. Markondeya Raj, Ankur Aggarwal, Gaurav Mehrotra, Sau Wee Koh, and Shubhra Bansal – Georgia Institute of Technology; Tan Teck Tiong, C.K. Ong, and Jimmy Chew – Advanced Systems Automation Limited (ASA); Kripesh Vaidyanathan and Vempati Srinivasa Rao – Institute of Microelectronics (IME)	
Electrical Conductivity and Reliability of Nano- and Micro-Filled Conducting Adhesives for Z-Axis Interconnections	112
Rabindra N. Das, John M. Lauffer, and Frank D. Egitto – Endicott Interconnect Technologies, Inc.	
Thin Electroless Cu/OSP on Electroless Ni as a Novel Surface Finish for Flip-Chip Solder Joints	119
Young-Doo Jeon, Yong-Bin Lee, and Young-Sik Choi – Samsung Electro-Mechanics	
A Large Number of I/O Connections using Compliant Bump	125
Naoya Watanabe and Tanemasa Asano – Kyushu Institute of Technology	
Fine Pitch (150µm) Pb-Free Flip-Chip Bumping and Packaging	131
Lou Nicholls and Robert Darveaux – Amkor Technology, Inc.; Bernt Hansen and Chuck Carey – IBM Corporation; Toyohiro Aoki and Toshiharu Akimoto – IBM Japan, Ltd.; Jason Chang – Unitive Semiconductor Taiwan, Ltd.	
Qualification of Low-K 90nm Technology Die with Pb-Free Bumps on a Build-up Laminate Package (PBGA) with Pb-Free Assembly Processes	139
Sudipta Ray, Satsuo Steven Kiyono, and Kirk Waite – IBM Corporation; Lou Nicholls – Amkor Technology	
Effect of Pad Stacks on Dielectric Layer Failure during Wire Bonding	145
L. Shen, V. Gumaste, A. Poddar, and L. Nguyen – National Semiconductor Corporation	

4: Nanotechnology

Chairs: James E. Morris – Portland State University; and Debendra Mallik – Intel Corporation

The Rationale and Paradigm of "More than Moore"	151
G.Q. (Kouchi) Zhang – Philips Semiconductor, Delft University of Technology; Mart Graef and Fred van Roosmalen – Philips Semiconductor	
Nano Bio Embedded Fluidic Substrates: System Level Integration for Food Safety	158
Ravi Doraiswami – Georgia Institute of Technology; Muthuswamy Manoharan – University of Arkansas, Pine Bluff	
Molecularly Engineered Variable Dielectric Nanocomposites to Embed Precision Capacitors On-Chip	161
Ronald M. Kubacki – Ionic Systems Inc.	
Printed Organic Electronics with a High-K Nanocomposite Dielectric Gate Insulator	167
Amjad Rasul – Motorola Inc.; University of Illinois, Chicago; Jie Zhang and Dan Gamota – Motorola Inc.; Christos Takoudis – University of Illinois, Chicago	

In-Situ Opening Aligned Carbon Nanotube Films/Arrays for Multichannel Ballistic Transport in Electrical Interconnect	171
Lingbo Zhu, Dennis W. Hess, and C.P. Wong – Georgia Institute of Technology	
Thermal Interface Material with Aligned CNT and its Application in HB-LED Packaging	177
K. Zhang, Matthew M. F. Yuen, N. Wang, J.Y. Miao, and H.B. Fan – Hong Kong University of Science and Technology; David G.W. Xiao – Hong Kong University of Science and Technology; Advanced Packaging Technology Ltd.	
High-Performance Electromagnetic Susceptibility for a 2.5Gb/s Plastic Transceiver Module using Multi-Wall Carbon Nanotubes	183
Jin-Chen Chiu, Chia-Ming Chang, and Wood-Hi Cheng – National Sun Yat-sen University; Wern-Shiang Jou – National Kaohsiung University	

5: Electrical System Issues

Chairs: Tawfik Rahal-Arabi – Intel Corporation; and George A. Katopis – IBM Corporation

Design Optimization for Isolation in High Wiring Density Packages with High Speed SerDes Links	187
Nanju Na, Jean Audet, Lei Shan, Michael Cranmer, Gary Lafontant, and Deborah Zwitter – IBM Corporation	
Electrical Design Optimization and Characterization in Cell Broadband Engine Package	194
Yuichi Goto, Eiichi Hosomi, and Masayuki Miura – Toshiba Semiconductor Company; Paul M. Harvey and Jean Audet – IBM Microelectronics; Kazushige Kawasaki, Hirokazu Noma, Hiroyuki Mori, and Toshihiko Nishio – IBM Engineering and Technology Services; Iwao Takiguchi – Sony Computer Entertainment Inc.; Rohan Mandrekar – Georgia Institute of Technology	
Analysis of Fully Buffered DIMM Interface in High-Speed Server Applications	203
Bhyrav Mutnury, Moises Cases, Nam Pham, Daniel N. de Araujo, Erdem Matoglu, Pravin Patel, and Brad Herrman – IBM Corporation	
Design and Characterization of Cell Reference Board with Multi-GHz Differential Channel Buses	209
Tsuyoshi Tokiwa, Toshio Sudo, Kenji Ito, Nobuhiro Tsuruta, Yoshihiro Nishida, and Yuichi Sato – Toshiba Corporation	
Dual Die Processor Package Design Optimization and Performance Evaluation	215
Mahadevan Suryakumar, Altaf Hasan, Lu-vong Phan, Ananda Sarangi, and Salina Fan – Intel Corporation	
Power Delivery Design for 800 MHz DDR2 Memory Systems in Low-Cost Wire-Bond Packages	222
Ralf Schmitt, Joong-Ho Kim, Dan Oh, and Chuck Yuan – Rambus Inc.	
Simultaneous Switching Noise in FPGA and Structure ASIC Devices, Methodologies for Analysis, Modeling, and Validation	229
Hong Shi, Geping Liu, Alan Liu, Anil Pannikatt, Kok Siang Ng, and Yee Huan Yew – Altera Corporation	

6: Lead Free Solders

Chairs: Chin C. Lee – University of California, Irvine; and C. P. Wong – Georgia Institute of Technology

Sn-Ag-Cu Lead-Free Composite Solders for Ultra-Fine-Pitch Wafer-Level Packaging	237
K. Mohan Kumar – National University of Singapore; Institute of Microelectronics; V. Kripesh – Institute of Microelectronics; Andrew A.O. Tay – National University of Singapore	
Formation and Characterization of Cobalt-Reinforced Sn-3.5Ag Solder	244
Jung-Sub Lee, Kun-Mo Chu, and Duk Young Jeon – Korea Advanced Institute of Science and Technology (KAIST); Ranier Patzelt, Dionysios Manassis, and Andreas Ostmann – Fraunhofer IZM	
Grain Features of SnAgCu Solder and their Effect on Mechanical Behavior of Micro-Joints	250
Jicheng Gong, Changqing Liu, Paul P. Conway, and Vadim V. Silberschmidt – Loughborough University	

Evaluation of DIG (Direct Immersion Gold) as a New Surface Finish for Mobile Applications	258
Dongwook Kim, Praveen Bhimaraj, Nick Watts, Yamada Isao, Chetan Kumar, and Youren Xu – Intel Corporation	
A Novel 20-100μm Pitch IC-to-Package Interconnect and Assembly Process for Pb-Free Solder, Copper or Gold Stud Bumps	263
Jui-Yun Tsai, Venky Sundaram, Boyd Wiedenman, Yangyang Sun, C.P. Wong, and Rao R. Tummala – Georgia Institute of Technology	
The Evolution of Plastic Deformation of Sn3.5Ag-Based Lead-Free Solders	269
F. Gao and T. Takemoto – Osaka University	
Effect of Intermetallic and Kirkendall Voids Growth on Board Level Drop Reliability for SnAgCu Lead-Free BGA Solder Joint	275
Luhua Xu and John H.L. Pang – Nanyang Technological University	

7: Advanced Substrates

Chairs: Gary Morrison – Texas Instruments, Inc.; and Charles Banda – Laboratory for Physical Sciences

Photolithography on Three Dimensional Substrates	283
Peter Ivey – Innotec Ltd.; Richard McWilliam, Andy Maiden, and Alan Purvis – Durham University; Gavin Williams and Luke Seed – University of Sheffield	
A Novel "SMAFTI" Package for Inter-Chip Wide-Band Data Transfer	289
Yoichiro Kurita, Koji Soejima, Masahiro Koike, Koujiro Shibuya, and Masaya Kawano – NEC Electronics Corporation; Katsumi Kikuchi, Masatake Takahashi, Masamoto Tago, and Shintaro Yamamichi – NEC Corporation	
Novel Optoelectronic LSI Packaging Suitable for Standard FR-4 Printed Wiring Board with Bandwidth Capability of over 1Tbps	298
Hiroshi Hamasaki, Hideto Furuyama, Hideo Numata, and Chiaki Takubo – Toshiba Corporation	
Dual Die Pentium D Package Technology Development	303
Mat Manusharow, Altaf Hasan, Tong Wa Chao, and Matt Guzy – Intel Corporation	
Packaging of Radiation and Particle Detectors	310
T. Fritzsich, R. Jordan, V. Glaw, M. Töpper, L. Dietrich, J. Wolf, O. Ehrmann, H. Oppermann, and H. Reichl – Fraunhofer IZM; N. Wermes – University of Bonn	
Thermal Enhancement of Systems using Organic Flip-Chip Packages (FC-PBGA) with an Alternate Cooling Path through the Printed Wiring Board	315
Varaprasad Calmidi and Irv Memis – Endicott Interconnect Technologies, Inc.	
Embedded Active Device Packaging Technology for Next-Generation Chip-in-Substrate Package, CiSP	322
Cheng-Ta Ko, Shoulung Chen, Chia-Wen Chiang, Tzu-Ying Kuo, Ying-Ching Shih, and Yu-Hua Chen – Industrial Technology Research Institute (ITRI)	

8: Reliability of Advanced Packages

Chairs: Dongji Xie – Flextronics International; and Dongming He – Intel Corporation

Study of Several Key Reliability Problems of COG/ACF Interconnect in LCD Module	330
Bin Xie and Han Ding – Shanghai Jiao Tong University; Xunqing Shi and Kai Qiao – Philips Mobile Display Systems	
Degradation Mechanism and Reliability of Flip-Chip Interconnects using Anisotropic Conductive Adhesives for High Current Density Packaging Applications	338
Myung Jin Yim, Hyoung Joon Kim, Chang Kyu Chung, and Kyung Wook Paik – Korea Advanced Institute of Science and Technology (KAIST)	

Investigation of Residual Stress in Wafer-Level Interconnect Structures Induced by Wafer Processing	344
Guotao Wang, Dongwen Gan, and Paul S. Ho – University of Texas at Austin; Steven Groothuis – Micron Technology, Inc.	
Analysis and Characterization of Aluminum-Over-Copper Bond Pad Defects and their Impact on Wire Bond Assembly Processes	350
Daniel Cavasin and Abdullah Yassine – Advanced Micro Devices	
Performance Assessment on Board-level Drop Reliability for Chip Scale Packages (Fine-Pitch BGA)	356
Desmond Y.R. Chong and B.K. Lim – United Test & Assembly Center Ltd. (UTAC); F.X. Che, L.H. Xu, John H.L. Pang, and B.S. Xiong – Nanyang Technological University; H.J. Toh – United Test & Assembly Center Ltd. (UTAC); Nanyang Technological University	
Thermal Cycle Reliability of PBGA/CCGA 717 I/Os	364
Reza Ghaffarian – JPL, California Institute of Technology	
Development of Multi Stack Package with High Drop Reliability by Experimental and Numerical Methods	377
Dong Kil Shin, Duk Yong Lee, Eun Chul Ahn, Tae Hun Kim, and Tae Je Cho – Samsung Electronics Company	
9: Wafer Level and 3D Interconnects	
<i>Chairs: Charles Lee – Infineon Technologies AP; and Rajen Dias – Intel Corporation</i>	
Development of a Novel Deep Silicon Tapered Via Etch Process for Through-Silicon Interconnection in 3D Integrated Systems	383
Ranganathan Nagarajan, Liao Ebin, and N. Balasubramanian – Institute of Microelectronics; Lee Dayong, Soh Chee Seng, and Krishnamachar Prasad – Nanyang Technological University	
Fabrication of High Aspect Ratio 35 μm Pitch Interconnects for Next Generation 3-D Wafer-Level Packaging by Through-Wafer Copper Electroplating	388
Pradeep Dixit and Jianmin Miao – Nanyang Technological University	
Fabrication and Electrical Characterization of 3D Vertical Interconnects	394
Michael W. Newman, Sriram Muthukumar, Mark Schuelein, Tony Dambrauskas, Patrick A. Dunaway, John M. Jordan, Sudhakar Kulkarni, Clark D. Linde, Tony A. Opheim, Robert A. Stingel, Wojciech Worwag, Lee A. Topic, and Johanna M. Swan – Intel Corporation	
High Density, Vertical Interconnects for 3-D Integration of Silicon Integrated Circuits	399
C.A. Bower, D. Malta, and D. Temple – RTI International; J.E. Robinson, P.R. Coffman, M.R. Skokan, and T.B. Welch – DRS Infrared Technologies	
3D-SIP Integration for Autonomous Sensor Nodes	404
Serguei Stoukatch, Christophe Winters, Eric Beyne, Walter De Raedt, and Chris Van Hoof – IMEC	
An Innovative Chip-to-Wafer and Wafer-to-Wafer Stacking	409
Wei-Chung Lo, Yu-Hua Chen, Jeng-Dar Ko, Tzu-Ying Kuo, Ying-Ching Shih, and Su-Tsai Lu – ERSO/ITRI	
System-on-Package (SOP) Technology, Characterization and Applications	415
J.U. Knickerbocker, P.S. Andry, L.P. Buchwalter, E.G. Colgan, J. Cotte, H. Gan, R.R. Horton, S.M. Sri-Jayantha, J.H. Magerlein, D. Manzer, G. McVicker, C.S. Patel, R.J. Polastre, E.S. Sprogis, C.K. Tsang, B.C. Webb, and S.L. Wright, – IBM Corporation	

10: Shock, Vibration & Transient Bending

Chairs: Xuejun Fan – Intel Corporation; and Yong Liu – Fairchild Semiconductor Corporation

Drop Test Simulation and DOE Analysis for Design Optimization of Microelectronics Packages	422
Yu Gu and Daniel Jin – RF Micro Devices, Inc.	
Solder-Joint Reliability in Electronics under Shock and Vibration using Explicit Finite Element Sub-Modeling	428
Pradeep Lall, Sameep Gupte, Prakriti Choudhary, and Jeff Suhling – Auburn University	
Mechanical Modeling and Analysis of Board Level Drop Test of Electronic Package	436
Junfeng Zhao and Luke J. Garner – Intel Technology Development, Ltd.	
Modeling Board-Level Four-Point Bend Fatigue and Impact Drop Tests	443
F.X. Che and John H.L. Pang – Nanyang Technological University	
Rattling and its Effect on the Reliability of Portable Electronic Devices	449
Wei Ren and Jianjun Wang – Nokia	
Insights into Correlation between Board-Level Drop Reliability and Package-Level Ball Impact Test	455
Chang-Lin Yeh and Yi-Shao Lai – Advanced Semiconductor Engineering, Inc.	
Effect of Unfilled Underfills on Drop Impact Reliability Performance of Area Array Packages	462
Edward S. Ibe and Karl I. Loh – Zymet, Inc.; Jing-en Luan and Tong Yan Tee – STMicroelectronics	

11: Flip Chip Underfills & Encapsulants

Chairs: David Whalley – Loughborough University; and Yeong J. Lee – Motorola

The Effect of Flux Residue and Substrate Wettability on Underfill Flow Process in Flip-Chip Packages	467
Jinlin Wang – Intel Corporation	
No Flow Underfill with Novel Fluxes	474
Li-Rong Bao, Irene Sawicki, Allison Y. Xiao, Brian Marr, and Osama M. Musa – National Starch and Chemical Company; Zhen Liu, Ponchivy Tan, and Renyi Wang – Ablestik Laboratories	
The Effect of Filler on the Solder Connection for No-Flow Underfill	479
Satomi Kawamoto, Osamu Suzuki, and Yukinari Abe – NAMICS Corporation	
Ultra High Conductivity of Isotropic Conductive Adhesives	485
Hongjin Jiang, Kyoung-sik Moon, Yi Li, and C.P. Wong – Georgia Institute of Technology	
Interfacial Strength Assessment of Cu-Epoxy System by Atomic Force Microscope	491
Cell K.Y. Wong, Bing Xu, and Matthew M.F. Yuen – Hong Kong University of Science and Technology; Evgeny V. Kuznetsov – NT-MDT Company	
Area Array Encapsulation with Stencil Printing and Microwave Curing	496
Robert L. Hubbard, Zak Fathi, and Iftikhar Ahmad – Lambda Technologies, Inc.; Jeff Schake – DEK; Renzhe Zhao and Brian Toleno – Henkel Technologies	
Reworkable No-Flow Underfilling for Both Tin-Lead and Lead-Free Reflow for CSP Assembled under Air	502
Wusheng Yin and Ning-Cheng Lee – Indium Corporation of America	

12: Integrated RF Components

Chairs: J.J. Maloney – IBM; and Lih-Tyng Hwang – Motorola, Inc.

High Density Tantalum Pentoxide Decoupling Capacitors	510
Leonard W. Schaper and Chris Thomason – University of Arkansas	
Low Temperature Technology Options for Integrated High Density Capacitors	515
P. Soussan, L. Goux, M. Dehan, H. Vander Meeren, G. Potoms, D.J. Wouters, and E. Beyne – IMEC	
Shape Memory Capacitors for Next Generation Embedded Actives	520
Ravi Doraiswami, Edem Wornyo, Swapan Bhattacharya, and Kenneth A. Gall – Georgia Institute of Technology	
Development of RF MEMS Switch on Flexible Organic Substrate with Wafer Transfer Technology (WTT)	523
Q.X. Zhang, L.H. Guo, R. Kumar, K.W. Teoh, G.Q. Lo, and D.L. Kwong – Institute of Microelectronics; A.B. Yu and A.Q. Liu – Nanyang Technological University	
Low Profile Power Inductors Based on Ferromagnetic LTCC Technology	528
Robert Hahn, Steffen Krumbholz, and Herbert Reichl – Fraunhofer IZM	
Design and Characterization of an Integrated Passive Balun for Quad Band GSM Applications	534
Jyoti Mondal, Li Li, and Jim Drye – Freescale Semiconductor, Inc.	
3-D Integrated Inductor on Silicon Backend using Compliant Interconnect Process for 10GHz Low Jitter VCO Application	541
Rockwell Hsu, Sriram Muthukumar, Guizhen Zheng, and Jiangqi He – Intel Corporation	

13: Wafer Level Packaging

Chairs: Joseph W. Soucy – Draper Laboratory; and Sudipta K. Ray – IBM Microelectronics

An Embedded Device Technology Based on a Molded Reconfigured Wafer	547
M. Brunnbauer, E. Fürgut, G. Beer, T. Meyer, H. Hedler, and J. Belonio – Infineon Technologies AG; E. Nomura – Nagase ChemteX Corporation; K. Kiuchi – Nitto Denko Corporation; K. Kobayashi – Apic Yamada Corporation	
A Novel Method for Bonding of Ionic Wafers	552
Matiar R. Howalder – McMaster University; University of Tokyo; Tadatomo Suga and Norihiro Itoh – University of Tokyo; Moon J. Kim – University of Texas, Dallas; Jamal Deen and Peter Mascher – McMaster University	
On Ultra-Fine Leak Detection of Hermetic Wafer-Level Packages	559
A. Goswami and B. Han – University of Maryland	
Wafer-Level Package using Pre-Applied Anisotropic Conductive Films (ACFs) for Flip-Chip Interconnections	565
Ho-Young Son, Chang-Kyu Chung, Myung-Jin Yim, and Kyung-Wook Paik – Korea Advanced Institute of Science and Technology (KAIST)	
Design & Development of a Large Die and Fine Pitch Wafer-Level Package for Mobile Applications	570
Vaidyanathan Kripesh, Xiaowu Zhang, Navas Khan, Mihai Rotaru, and Chai Tai Chong – Institute of Microelectronics	
Influence of Solder Microstructure and Oxide Layers on High Frequency Electrical Losses of WL-CSP Pb-Free Interconnections	577
Dragos Burlacu and Jorma Kivilahti – Helsinki University of Technology; Luu Nguyen – National Semiconductor Corporation	
Reliability of Chip Scale Packages under Mechanical Shock Loading	584
T.T. Mattila, P. Marjamaki, and J.K. Kivilahti – Helsinki University of Technology; L. Nguyen – National Semiconductor Corporation	

14: Test & Qualification Methods

Chairs: Harry K. Charles – Johns Hopkins University APL; and Donna M. Noctor – Consultant

Internal Field Distribution Measurements of PCB Insulation Layers	590
K. Fukunaga and T. Maeno – NICT; K. Okamoto – Fuji Electric Advanced Technology	
Reliability Investigations of Leadless QFN Packages until End-of-Life with Application- Specific Board Level Stress Tests	594
Christian Birzer, Stephan Stoeckl, Gerhard Schuetz, and Markus Fink – Infineon Technologies AG	
Reliability Analysis of SnPb and SnAgCu Solder Joints in FC-BGA Packages with Thermal Enabling Preload	601
Pardeep K. Bhatti and Xuejun Fan – Intel Corporation; Min Pei – Georgia Institute of Technology	
Simultaneous Measurement of PWB and Chip Package Warpage using the Projection Moiré Technique and Automatic Image Segmentation	607
Reinhard E. Powell and I. Charles Ume – Georgia Institute of Technology	
Defect Detection of Flip-Chip Solder Bump with Wavelet Analysis of Laser Ultrasound Signals	614
Jin Yang, Lizheng Zhang, and I. Charles Ume – Georgia Institute of Technology	
Dominant Migration Element in Electrochemical Migration of Eutectic SnPb Solder Alloy	621
Shin-Bok Lee – Seoul National University; Ja-Young Jung, Young-Ran Yoo, Young-Bae Park, Young-Sik Kim, and Young-Chang Joo – Andong National University	
A Study on Ranking of Commercial Fluxes for Electrochemical Migration (ECM) Propensity for Cu, Sn and Ag Surface Finishes	625
S. Canumalla, K. Ludwig, R. Pedigo, and T. Fitzgerald – Nokia	

15: Bump Electromigration & Reliability

Chairs: Senol Pekin – Intel Corporation; and Prema Palaniappan – Texas Instruments

Characterization of Micro-Bump C4 Interconnects for Si-Carrier SOP Applications	633
S.L. Wright, R. Polastre, H. Gan, L.P. Buchwalter, R. Horton, P.S. Andry, E. Sprogis, C. Patel, C. Tsang, J. Knickerbocker, J.R. Lloyd, and A. Sharma, M.S. Sri-Jayantha– IBM Corporation	
Electromigration of 96.5Sn-3Ag-0.5Cu Flip-Chip Solder Bumps Bonded on Substrate Pads of Au/Ni/Cu or Cu Metallization	641
Yi-Shao Lai, Chiu-Wen Lee, Ying-Ta Chiu, and Yu-Hsiu Shao – Advanced Semiconductor Engineering, Inc.	
Electromigration of C4 Bumps in Ceramic and Organic Flip-Chip Packages	646
Raj N. Master, Amit Marathe, Van Pham, and Dave Morken – Advanced Micro Devices	
Electromigration Lifetime Statistics for Pb-Free Solder Joints with Cu and Ni UBM in Plastic Flip-Chip Packages	650
Seung-Hyun Chae, Xuefeng Zhang, Huang-Lin Chao, Kuan-Hsun Lu, and Paul S. Ho – University of Texas at Austin; Min Ding, Peng Su, Trent Uehling, and Lakshmi N. Ramanathan – Freescale Semiconductor, Inc.	
Electromigration in Pb-Free Solder Bumps with Cu Column as Flip-Chip Joints	657
Jae-Woong Nah, J.O. Suh, and K.N Tu – University of California, Los Angeles; Seung Wook Yoon, Chai Tai Chong, and V. Kripesh – Institute of Microelectronics (IME); B.R Su and Chih Chen – National Chiao Tung University	
Joule Heating Effect under Accelerated Electromigration in Flip-Chip Solder Joints	663
S.H. Chiu, S.W. Liang, and Chih Chen – National Chiao Tung University; D.J. Yao – National Tsing Hua University; Y.C. Liu, K.H. Chen, and S.H. Lin – MEGIC Technology	

The Electromigration and Thermomigration Behaviors of Pb-Free, Flip-Chip Sn-3Ag-0.5Cu Solder Bumps	667
Kwang-Lung Lin and Shi-Ming Kuo – National Cheng Kung University	

16: Biotechnology

Chairs: Lei L. Mercado – Medtronic; and Vasudeva P. Atluri – Intel Corporation

Multi-Sensor Wireless Physiological Monitor Module	673
C.H. Ko, H.L. Chen, C.C. Kuo, G.Y. Yang, C.W. Yeh, B.C. Tsai, Y.T. Chiou, and C.H. Chu – Industrial Technology Research Institute	
A PZT Insulin Pump Integrated with a Silicon Micro Needle Array for Transdermal Drug Delivery	677
Bin Ma, Zhiyin Gan, and Honghai Zhang – Institute of Microsystems, HUST; Sheng Liu – Institute of Microsystems, HUST; Wayne State University; Guojun Liu and Zhigang Yang – Jilin University; Xinxia Cai – Chinese Academy of Sciences	
Novel Biosensor Development for Monitoring Children's Brain Tumor	682
Ravi Doraiswami – Georgia Institute of Technology; John A. Kalapurakal – Northwestern Memorial Hospital	
Superhydrophobic Silicone/PTFE Films for Biocompatible Application in Encapsulation of Implantable Microelectronics Devices	686
Yonghao Xiu, Lingbo Zhu, Dennis Hess, and C.P. Wong – Georgia Institute of Technology	
Development of an Integrated Bio-Microfluidic Package with Micro-Valves and Reservoirs for a DNA Lab on a Chip (LOC) Application	693
Ling Xie, Ser Choong Chong, C.S. Premachandran, and Michelle Chew – Institute of Microelectronics; Uppili Raghavan – SiMEMS Bio Pte. Ltd.	
Low Temperature Co-Fired Ceramics for Micro-Fluidics	699
John Youngsman, Brian Marx, Martin Schimpf, and Amy Moll – Boise State University; Scott Wolter and Jeff Glass – Duke University	
Biocompatible Hybrid Flip-Chip Microsystem Integration for Next Generation Wireless Neural Interfaces	705
M. Töpper, M. Klein, K. Buschick, V. Glaw, K. Orth, O. Ehrmann, M. Hutter, H. Oppermann, K.-F. Becker, T. Braun, F. Ebling, and H. Reichl – Fraunhofer IZM; S. Kim, P. Tathireddy, S. Chakravarty, F. Solzbacher – University of Utah	

17: Modeling of Cu-Low K, 3D Packaging, Lead-Free Solders I

Chairs: Suresh K. Sitaraman – Georgia Institute of Technology; and Andrew A.O. Tay – National University of Singapore

Investigation of Cu/Low-K Film Delamination in Flip-Chip Packages	709
Charlie J. Zhai, Umit Ozkan, Ajit Dubey, Sidharth, Richard C. Blish II, and Raj N. Master – Advanced Micro Devices	
Feature Extraction and Damage-Precursors for Prognostication of Lead-Free Electronics	718
Pradeep Lall, Madhura Hande, Chandan Bhat, and Jeff Suhling – Auburn University; Nokibul Islam – Amkor Technology; Jay Lee – University of Cincinnati	
Thermo-Mechanical Modeling and Thermal Performance Characterisation of a 3-D Folded Flex Module	728
Bivragh Majeed, Jean-Baptiste Van Sinte Jans, Indrajit Paul, Orla Slattery, John Barton, Brendan O'Flynn, and Ajay P. Malshe – Tyndall National Institute; Matthew Kelley and Sean C. O'Mathuna – University of Arkansas	
Analytical and Numerical Bound Analysis of Hygroscopic Swelling Characterization	734
Jiang Zhou – Lamar University	

RVE Hybrid Slim Sector Model for Efficient Analysis of Solder Joint Reliability	740
B. Zhao and A.A.O. Tay – National University of Singapore	
Thermal Fatigue Reliability Modeling and Analysis of BGA Socket Assembly in System Board with Preloaded Use Condition	748
Liping Zhu, Mark Summers, Ramgopal Uppalapati, and Keith Clyne – Intel Corporation	
Development of 3D Stack Package using Silicon Interposer for High Power Application	756
Navas Khan, S.W. Yoon, V.P. Ganesh, Ranganathan, Samuel Lim, and Kripesh Vaidyanathan – Institute of Microelectronics; Akella G.K. Viswanath – Institute of High Power Computing; David Witarsa – Atotech S.E.A. Ltd.	

18: Optical Interconnects

Chairs: Randy Heyler – Newport Corporation; and Ceferino Gonzalez – DuPont Advanced Fibers Systems

Passive Alignment of Optical Elements in a Printed Circuit Board	761
T. Lamprecht, F. Horst, R. Dangel, R. Beyeler, N. Meier, L. Dellmann, C. Berger, and B.J. Offrein – IBM Research GmbH; M. Gmür – Varioprint AG	
Dual-Mode Electrical-Optical Flip-Chip I/O Interconnects and a Compatible Probe Substrate for Wafer-Level Testing	768
Muhannad S. Bakir, Bing Dang, Hiren D. Thacker, Oluwafemi Ogunsola, Rohit Ogra, and James D. Meindl – Georgia Institute of Technology	
Monolithic Integration of Microphotonics with CMOS Microelectronics using Molecularly Engineered Materials and Nanostructures	776
Ronald M. Kubacki – Ionic Systems, Inc.	
Edge Viewing Photodetectors for Strictly In-Plane Lightwave Circuit Integration and Flexible Optical Interconnects	782
Daniel Guidotti, Jianjun Yu, and Gee-Kung Chang – Georgia Institute of Technology; Markus Blaser and Vincent Grundlehner – Albis Optoelectronics AG	
Three Dimensional Optical Interconnect on Organic Circuit Board	789
Takahiro Matsubara, Keiko Oda, Keiichiro Watanabe, Kaori Tanaka, Maraki Maetani, Yuriko Nishimura, and Shigeo Tanahashi – Kyocera Corporation	
Development Challenges for Ambient Light Sensor Packages	795
Young-Gon Kim and Nikhil Kelkar – Intersil	
Parallel Optical Interconnect between Ceramic BGA Packages on FR4 Board using Embedded Waveguides and Passive Optical Alignments	799
Mikko Karppinen, Teemu Alajoki, Antti Tanskanen, Kari Kataja, Jukka-Tapani Mäkinen, Kari Kautio, and Pentti Karioja – VTT Technical Research Centre of Finland; Marika Immonen – Aspocomp OY; Jorma Kivilahti – Helsinki University of Technology	

19: 3D Packaging

Chairs: Raj Pendse – STATSChipPAC, Inc.; and Christopher Bower – RTI International

Stackable Thin Film Multi Layer Substrates with Integrated Passive Components	806
Kai Zoschke, Klaus Buschick, Katrin Scherpinski, Thorsten Fischer, Jürgen Wolf, Oswin Ehrmann, Rafael Jordan, and Herbert Reichl – Fraunhofer IZM; Franz-Josef Schmückle – Ferdinand Braun Institute	
Low Cost Through-Hole Electrode Interconnection for 3D-SiP using Room-Temperature Bonding	814
Naotaka Tanaka and Yasuhiro Yoshimura – Hitachi, Ltd.; Takahiro Naito, Chuichi Miyazaki, Toshihide Uematsu, Kenji Hanada, Norihisa Toma, and Takashi Akazawa – Renesas Technology Corporation	

New 3D Chip Stacking SIP Technology by Wire-On-Bump (WOB) and Bump-On-Flex (BOF)	819
Baik-Woo Lee, Jui-Yun Tsai, Chong K. Yoon, and Rao R. Tummala – Georgia Institute of Technology; Hotae Jin – Samsung Electronics Corporation	
A Study on Package Stacking Process for Package-on-Package (PoP)	825
Akito Yoshida and Jun Taniguchi – Amkor Technology, Inc.; Katsumasa Murata and Morihiro Kada – Sharp Corporation; Yusuke Yamamoto – Panasonic Factory Solutions; Yoshinori Takagi, Takeru Notomi, and Asako Fujita – Senju Metal Industry, Ltd.	
A CMOS-Compatible Process for Fabricating Electrical Through-Vias in Silicon	831
P.S. Andry, C. Tsang, E. Sprogis, C. Patel, S.L. Wright, B.C. Webb, L.P. Buchwalter, D. Manzer, R. Horton, R. Polastre, and J. Knickerbocker – IBM Corporation	
Factors Affecting Copper Filling Process within High Aspect Ratio Deep Vias for 3D Chip Stacking	838
Bioh Kim, Charles Sharbono, Tom Ritzdorf, and Dan Schmauch – Semitool, Inc.	
Thermo-Mechanical Characterization of Copper Through-Wafer Interconnects	844
Peter A. Miranda and Amy J. Moll – Boise State University	

20: Reliability of Lead Free Interconnects

Chairs: Sridhar Canumalla – Nokia Mobile Phones; and Jennifer Muncy – IBM

Reliability of the Aging Lead-Free Solder Joint	849
Hongtao Ma, Jeffrey C. Suhling, Pradeep Lall, and Michael J. Bozack – Auburn University	
A Comparative Study on Drop Test Performance of Fine Pitch BGA Assemblies using Pb-Free and Tin-Lead Solders	865
Dongji Xie, Daniel T. Rooney, David Geiger, and Dongkai Shangguan – Flextronics	
Microstructure and Thermal Fatigue Life of BGAs with Eutectic Sn-Ag-Cu Balls Assembled at 210°C with Eutectic Sn-Pb Solder Paste	875
Bala Nandagopal, Zequn Mei, and Sue Teng – Cisco Systems, Inc.	
A Strain Range-Based Model for Life Assessment of Pb-Free SAC Solder Interconnects	884
Michael Osterman, Abhijit Dasgupta, and Bongtae Han – University of Maryland	
Corrosion of Sn-Ag-Cu Lead-Free Solders and the Corresponding Effects on Board Level Solder Joint Reliability	891
Fubin Song and S.W. Ricky Lee – Hong Kong University of Science and Technology	
Field Condition Reliability Assessment for SnPb and SnAgCu Solder Joints in Power Cycling Including Mini Cycles	899
Min Pei – Georgia Institute of Technology; Xuejun Fan and Pardeep K. Bhatti – Intel Corporation	
Interface Failure in Lead-Free Solder Joints	906
Robert Darveaux and Cory Reichman – Amkor Technology, Inc.; Arizona State University; Nokibul Islam – Amkor Technology, Inc.	

21: Advanced Adhesives

Chairs: Mark Poliks – Endicott Interconnect Technologies, Inc.; and Johan Liu – Chalmers University of Technology

Curing and Bonding Behaviors of Anisotropic Conductive Films (ACFs) by Ultrasonic Vibration for Flip-Chip Interconnection	918
Ki Won Lee, Hyoung Joon Kim, Myung Jin Yim, and Kyung Wook Paik – Korea Advanced Institute of Science and Technology (KAIST)	

A Novel Non-Migration Nano-Ag Conductive Adhesive with Enhanced Electrical and Thermal Properties Via Self-Assembled Monolayers Modification	924
Yi Li and C.P. Wong – Georgia Institute of Technology	
The Effect of Co-Planarity Variation on Anisotropic Conductive Adhesive Assemblies	932
Guangbin Dou, David C. Whalley, and Changqing Liu – Loughborough University	
Study of Low-Modulus Die Attach Adhesives and Molding Compounds on Warpage and Damage of PBGA	939
Sung Yi – Portland State University; Paresh D. Daharwal – Intel Corporation; Yeong J. Lee – Motorola Corporation; Brian R. Harkness – Dow Corning	
New Adhesive Materials with Improved Thermal Conductivity	946
Alan Grieve, M. Albert Capote, and Arsenia Soriano – Aguila Technologies, Inc.	
Study on Bubble Formation in Rigid-Flexible Substrates Bonding using Anisotropic Conductive Films (ACFs) and their Effects on the ACF Joint Reliability	952
Hyoung-Joon Kim, Chang-Kyu Chung, Myung-Jin Yim, and Kyung-Wook Paik – Korea Advanced Institute of Science and Technology (KAIST); Soon-Min Hong, Se-Young Jang, and Young-Jun Moon – Samsung Electronics Co., Ltd.	
Adhesion of Metal/Polymer Bonds using PBT, PC, PS and Copper	959
A. Paproth and K.-J. Wolter – Technische Universität Dresden; R. Deltschew – Plasma & Surface Engineering IB	
22: Modeling of Cu-low K, 3D Packaging, Lead Free Solders II	
<i>Chairs: Pradeep Lall – Auburn University; and Tony Mak – Maxim/Dallas Semiconductor Corporation</i>	
Advanced Reliability Modeling of Cu/Low-K Interconnection in FCBGA Package	964
Vincent Fiori, Xueren Zhang, and Tong Yan Tee – STMicroelectronics	
Effect of Finite Element Modeling Techniques on Solder Joint Fatigue Life Prediction of Flip-Chip PBGA Packages	972
Xuejun Fan and Pardeep K. Bhatti – Intel Corporation; Min Pei – Georgia Institute of Technology	
Systematic Evaluation of Die Thinning Application in a Power SIP by Simulation	981
Yong Liu, Don Desbiens, Scott Irving, Timwah Luk, Carl Lolar, Yumin Liu, and Qiuxiao Qian – Fairchild Semiconductor Corporation	
Designing for 1st and 2nd Level Reliability of Micro-Electronic Packages using Combined Experimental Numerical Techniques	990
R.B.R. van Silfhout and M.Y. Jansen – Philips Applied Technologies; W.D. van Driel – Philips Semiconductors, Delft University of Technology; K.Q. Zhang – Philips Semiconductors, Delft University of Technology	
Thermoelectric Mini-Contact Cooler for Hot-Spot Removal in High Power Devices	997
Bao Yang, Peng Wang, and Avram Bar-Cohen – University of Maryland	
High-Speed Bend Test Method and Failure Prediction for Drop Impact Reliability	1003
S.K.W. Seah, E.H. Wong, and R. Rajoo – Institute of Microelectronics; Y.W. Mai – University of Sydney; C.T. Lim – National University of Singapore	
Thermal Stress Analysis of a Flip-Chip Parallel VCSEL (Vertical-Cavity Surface-Emitting Lasers) Package with Low-Temperature Lead-Free (48Sn-52In) Solder Joints	1009
John Lau – Agilent Technologies, Inc.; Walter Dauksher – Avago Technologies, Inc.	

23: Advanced Assembly Processing for Chip Stacking Packages

Chairs: Jie Xue – Cisco Systems, Inc.; and Andy Tseng – ASE-US, Inc.

Development and Characterization of Large Silicon Microchannel Heat Sink Packages for Thermal Management of High Power Microelectronics Modules	1018
Hengyun Zhang, Qingxin Zhang, Ser-Choong Chong, and Damaruganath Pinjala – Institute of Microelectronics; Xiaoping Liu and Poh-Keong Chan – DSO National Laboratories	
Manufacturing Impedance Control for High Speed Data Link Applications	1023
Jean Audet, Nanju Na, Sylvain Pharand, David Russell, Réjean Lévesque, and Robert-Paul Leclerc – IBM Corporation	
Rheological Characterization and Full 3D Mold Flow Simulation in Multi-Die Stack CSP of Chip Array Packaging	1029
Min Woo Lee, Jin Young Khim, Min Yoo, Ji Young Chung, and Choon Heung Lee – Amkor Technology Korea	
Advanced Assembly Process Development for Ultra Fine Pitch Wafer-Level Packaging	1038
Sungmin Suh and Daniel F. Baldwin – Georgia Institute of Technology	
Effects of Photosensitive Film Sidewall Profile with Different Exposure Wavelength and Process Characteristics of Plating Bump Technology	1045
Jui-I. Yu, Rick Yu, Tom Tai, Danial Huang, Walter Jau, James Lin, Homing Tong, and Ker-Chang Hsieh – Advanced Semiconductor Engineering, Inc. (ASE)	
Conformance of ECD Wafer Bumping to Future Demands on CSP, 3D Integration, and MEMS	1050
L. Dietrich, M. Töpfer, O. Ehrmann, and H. Reichl – Fraunhofer IZM	
Yellow Solder: An Assessment of the Quality and Reliability of Pb-Free Lead Finishes and Solder Ball Alloys Exhibiting Excessive Sn Oxidation	1060
Daniel Cvasin – Advanced Micro Devices	

24: Low Cost / Light Source Manufacturing

Chairs: Andrew Shapiro – JPL; and Ping Zhou – General Optoelectronic Devices, Inc.

Wavelength Matching and Tuning in Green Laser Packaging using Second Harmonic Generation	1064
Kingsheng Liu, Martin H. Hu, Lawrence C. Hughes, and Chung-En Zah – Corning Inc.	
A Suggestion for High Power LED Package Based on LTCC	1070
Jung Kyu Park, Young Sam Park, Sung Yeol Park, Ki Pyo Hong, and Byung Man Kim – Samsung Electro-Mechanics; Hyng Dong Shin – Korea Advanced Institute of Science and Technology (KAIST)	
Thermal Resistance Analysis of High Power LEDs with Multi-Chip Package	1076
Lan Kim, Woong Joon Hwang, and Moo Whan Shin – Myongji University	
A Low Cost PON Transceiver using Single TO-CAN Type Micro-BOSA	1082
Koichiro Masuko, Teiji Ori, Takayuki Tanaka, and Minako Inoue – Sigma-Links, Inc.; Hironori Sasaki, Masahiro Uekawa, Yoshinori Maeno, Kyouko Kotani, Daisuke Shimura, Ryou Sekikawa, and Takeshi Takamori – Oki Electric Industry Co. Ltd.	
Precise Flip-Chip Assembly using Electroplated AuSn20 and SnAg3.5 Solder	1087
M. Hutter, H. Oppermann, G. Engelmann, L. Dietrich, and H. Reichl – Fraunhofer IZM	
High-Performance and Low-Cost 10Gbps Coaxial DFB Laser Module Packaging by Conventional TO-Can Materials and Processes	1095
Tien-Tsorng Shih – National Kaohsiung University of Applied Science; Min-Ching Lin and Wood-Hi Cheng – National Sun Yat-sen University	

Small Size Fiber Optic Modules Based on Plastic Packaging Technology for Gigabit Speed Video Link Applications	1101
Flora Ho, Wai Hung, Sing Cheng, Thomas Choi, Shu-Kin Yau, Gomer Egnisaban, Elaine Wong, Tony Mangente, and Torsten Wipiejewski – ASTRI	

25: MEMS

Chairs: Subhash L. Shinde – Sandia National Laboratory; and James Jian Zhang – GE Global Research Ctr.

Isolation of MEMS Devices from Package Stresses by Use of Compliant Metal Interposers	1108
Thomas F. Marinis, Joseph W. Soucy, and David S. Hanson – Draper Laboratory; Ryszard J. Pryputniewicz, Ryan T. Marinis, and Adam R. Klempler – Worcester Polytechnic Institute	
Wafer Thinning Solution for Wafer-Level-Capped MEMS Devices	1118
E.S. Lacsamana, M.G. Mena, R.M. Navarro, N. Kuan, and T.R. Spooner – Analog Devices Inc.	
Ultra-Thin, Hermetic, Wafer-Level Chip Scale Package	1122
L. Shiv, M. Heschel, S. Weichel, B. Semak, M. Houlberg, and P. Egginton – Hymite A/S; H. Korth, R. Hauffe, A. Kilian, A. Hase, and J. Kuhmann – Hymite GmbH	
Optimizing Geometrical Design of Superhydrophobic Surfaces for Prevention of Microelectromechanical System (MEMS) Stiction	1129
Lingbo Zhu, Yonghao Xiu, Jianwen Xu, Dennis W. Hess, and C.P. Wong – Georgia Institute of Technology	
Design, Fabrication and Testing of Wafer-Level Vacuum Package for MEMS Device	1136
C.S. Premachandran, Ser Choong Chong, Saxon Liw, and Ranganathan Nagarajan – Institute of Microelectronics (IME)	
Behavior of Surface Oxide and Intermetallic Compounds in Interconnections of Micro Sn-Ag Solder Bumps	1141
Tadatomo Suga – University of Tokyo; Hiroshi Ozaki and Hayato Ozawa – Sony Corporation	
Design, Fabrication and Implementation of Smart Three Axis Compliant Interconnects for Ultra-Thin Chip Stacking Technology	1147
Parthiban Arunasalam, Harold D. Ackler, and Bahgat G. Sammakia – State University of New York at Binghamton	

26: Lead Free Characterization

Chairs: Charles Zhang – Intel Corporation; and Lakshmi N. Ramanathan – Freescale Semiconductor

Combined Thermal and Electromigration Exposure Effect on SnAgCu BGA Solder Joint Reliability	1154
Luhua Xu and John H.L. Pang – Nanyang Technological University	
In-Situ Study of the Effect of Electromigration on Strain Evolution and Mechanical Property Change in Lead-Free Solder Joints	1160
Fei Ren, Xi Zhang, Jae-Woong Nah, and K.N. Tu – University of California, Los Angeles; Luhua Xu and John H.L. Pang – Nanyang Technological University	
Electromigration Characteristic of SnAg_{3.0}Cu_{0.5} Flip-Chip Interconnection	1164
Chien Chen Lee, Chang Chun Lee, Chien Chia Chiu, and Kou Ning Chiang – National Tsing Hua University; Kuo Ming Chen – United Microelectronics Corp.; Frank Kuo – Siliconware Precision Industries Co., Ltd.	
A Study of Nano Particles in SnAg-Based, Lead-Free Solders for Intermetallic Compounds and Drop Test Performance	1170
Masazumi Amagai – Texas Instruments, Japan	
The Impact of Interfacial Void Formation on Pb-Free Sn-4.0Ag-0.5Cu BGA Solder Joint Integrity	1191
Daniel Cvasin – Advanced Micro Devices	

Investigation of IMC Thickness Effect on the Lead-Free Solder Ball Attachment Strength: Comparison between Ball Shear Test and Cold Bump Pull Test Results	1196
Fubin Song and S.W. Ricky Lee – Hong Kong University of Science and Technology	
Effect of Ni on the Formation of Cu₆Sn₅ and Cu₃Sn Intermetallics	1204
Hao Yu, Vesa Vuorinen, and Jorma Kivilahti – Helsinki University of Technology	

27: Next Generation First Level Interconnects

Chairs: Wolfgang Sauter – IBM Microelectronics; and Alan Huffman – RTI International

Pb-Free Micro-Joints (50µm Pitch) for the Next Generation Micro-Systems: The Fabrication, Assembly and Characterization	1210
H. Gan, S.L. Wright, R. Polastre, L.P. Buchwalter, R. Horton, P.S. Andry, C. Patel, C. Tsang, J. Knickerbocker, E. Sprogis, and S.K. Kang, K.W. Lee – IBM Corporation; A. Pavlova – Rensselaer Polytechnic Institute	
Development of 30 Micron Pitch Bump Interconnections for COC-FCBGA	1216
Toshihiro Iwasaki, Masaki Watanabe, Shinji Baba, and Michitaka Kimura – Renesas Technology Corporation; Yasumichi Hatanaka, Shiori Idaka, and Yoshinori Yokoyama – Mitsubishi Electric Corporation	
Bumpless Interconnect of Cu Electrodes in Millions-Pins Level	1223
Akitsu Shigetou, Toshihiro Itoh, and Tadatomo Suga – University of Tokyo	
Super-Stretched Solder Interconnects for Wafer-Level Packaging	1227
R. Rajoo, E.H. Wong, S.S. Lim, W.Y. Hnin, and S.K.W. Seah – Institute of Microelectronics; A.A.O. Tay – National University of Singapore; Madhadevan Iyer and Rao R. Tummala – Georgia Institute of Technology	
High-Density Compliant Die-Package Interconnects	1233
Sriram Muthukumar, Charles D. Hill, Stan Ford, Wojciech Worwag, Tony Dambrauskas, Palmer C. Challela, Thomas S. Dory, Neha M. Patel, Edward L. Ramsay, and David S. Chau – Intel Corporation	
Novel Lead-Free Nano-Scale, Non-Conductive Adhesive (NCA) for Ultra-Fine Pitch Interconnect Applications	1239
Yi Li, Kyoung-Sik Moon, and C.P. Wong – Georgia Institute of Technology	
A MEMS-Based Compliant Interconnect for Ultra-Fine-Pitch Wafer-Level Packaging	1246
E.B. Liao – Institute of Microelectronics, National University of Singapore; A.A.O. Tay – National University of Singapore; S.S.T. Ang – University of Arkansas; H.H. Feng, R. Nagarajan, V. Kripesh, R. Kumar, and M.K. Iyer – Institute of Microelectronics	

28: Electrical Modeling & Characterization

Chairs: Michael Lamson – Texas Instruments, Inc.; and Moises Cases – IBM Corporation

Rational Function Fitting of Electromagnetic Transfer Functions of Interconnect Structures Via Extrapolation in Time and Interpolation in Frequency	1251
Se-Jung Moon and Andreas C. Cangellaris – University of Illinois, Urbana-Champaign	
Investigation of the Sparse MoM Reaction Matrices Produced in Stripline Packaging Problems	1256
Xing Wang, Yi Cao, Steven L. Dvorak, and John L. Prince – University of Arizona; Zhaohui Zhu – Intel Corporation	
Finite-Difference Modeling of Noise Coupling between Power/Ground Planes in Multilayered Packages and Boards	1262
A. Ege Engin, Krishna Bharath, and Madhavan Swaminathan – Georgia Institute of Technology; Moises Cases, Bhyrav Mutnury, Nam Pham, Daniel N. de Araujo, and Erdem Matoglu – IBM Corporation	
Fullwave Simulation and Validation of a Complex Packaging Structure	1268
B. Archambeault, S. Connor, Daniel N. de Araujo, A. Ruehli, and C. Schuster – IBM Corporation	

High Resolution Time Domain and Frequency Domain Package Characterization up to 65 GHz	1274
M. Engl, K. Schiller, and W. Eurskens – Infineon Technologies AG; R. Weigel – University of Erlangen-Nuremberg	
Wire and Via Modeling and Simulation Solutions for a Tri-Grid Mesh Plane Ceramic Packaging	1281
Zhaoqing Chen, Dale Becker, and George Katopis – IBM Corporation	
The Scalable Modeling of Multi-Layer Embedded Capacitor based on LTCC Substrate	1286
Jongbae Park, Yujeong Shim, and Joungho Kim – Korea Advanced Institute of Science and Technology (KAIST); Albert Chee W. Lu, Wei Fan, Lai L. Wai, and Kai M. Chua – Singapore Institute of Manufacturing Technology	

29: Materials and Manufacturing of 3D Packages

Chairs: Rajen Chanchani – Sandia National Labs; and Tom Poulin – Aerie Engineering

Fluxless Wafer-to-Wafer Bonding in Vacuum using Electroplated Sn-Rich Sn-Ag Dual-Layer Structure	1290
Pin J. Wang, Jong S. Kim, and Chin C. Lee – University of California, Irvine	
10-Gbps Signal Propagation of High-Density Wiring Interposer using Photosensitive Polyimide for 3D Packaging	1294
Katsuya Kikuchi, Hirotaka Oosato, Sachiko Ito, Hiroshi Nakagawa, Kazuhiko Tokoro, and Masahiro Aoyagi – National Institute of Advanced Industrial Science and Technology (AIST); Shigemasa Segawa – PI Research and Development Co., Ltd.	
Assembly Technology Development for 3D Silicon Stacked Module for Handheld Products	1300
Ganesh Vetrivel Periasamy, Samuel Lim, Hnin Wai Yin, S.W. Yoon, and V. Kripesh – Institute of Microelectronics; David Witarasa – Atotech S.E.A. Ltd.; Madhu Kumar and L.A. Lim – ASM Singapore	
3D Interconnection by FIB Assisted Pt Deposition and Electroless Nickel Deposition on the Sides and Edges of an I-Seed	1308
Kafil M. Razeeb, Lorraine Nagle, John Barton, Paul Tassie, Brendan O'Flynn, James Rohan, and Cian O'Mathuna – University College Cork	
Dicing Die Attach Films for High Volume Stacked Die Application	1312
Annette Teng Cheung – CORWIL Technology Corporation	
Thinning and Singulation of Silicon: Root Causes of the Damage in Thin Chips	1317
Werner Kröninger and Franco Mariani – Infineon Technologies	
Nano Nickel-Tin Interconnects and Electrodes for Next Generation 15 Micron Pitch Embedded Bio Fluidic Sensors in FR4 Substrates	1323
Ravi Doraiswami – Georgia Institute of Technology	

30: RF Modules & Systems

Chairs: Li Li – Freescale Semiconductor, Inc.; and Amit P. Agrawal – Broadcom Corporation

New Substrate for Micro DC-DC Converter	1326
Tutomu Mikura, Koichi Nakahara, Kota Ikeda, Ken Furukuwa, and Katsuhiko Onitsuka – Kyocera Corporation	
Embedded Passives on Multi-Layer Printed Wiring Board (PWB) for 5GHz Front-End Module	1331
Uei-Ming Jow, Chang-Lin Wei, Ying-Jiunn Lai, Chang-Sheng Chen, and Chin-Sun Shyu – Industrial Technology Research Institute (ITRI)	
Thin Film Substrate Technology and FC Interconnection for Very High Frequency Applications	1338
M. Töpfer, Th. Fritzs, R. Jordan, K. Scherpinski, H. Oppermann, L. Dietrich, and H. Reichl – Fraunhofer IZM; Th. Rosin, G. Mekonnen, C. Sakkas, R. Kunkel, D. Schmidt, A. Beling, Th. Eckhardt, and H.-G. Bach – Fraunhofer HHI	

A 60-GHz Radio Chipset Fully-Integrated in a Low-Cost Packaging Technology	1343
U. Pfeiffer, J. Grzyb, D. Liu, B. Gaucher, T. Beukema, B. Floyd, and S. Reynolds – IBM Corporation	
System-in-Package (SiP) Modules for Wireless Multiradio	1347
Nigel Martin and Helena Pohjonen – Nokia Technology Platforms	
Fabrication and Assembly of a Novel High-Efficiency UHF RFID Tag on Flexible LCP Substrate	1352
S. Basat, S. Bhattacharya, A. Rida, S. Johnston, L. Yang, M.M. Tentzeris, and J. Laskar – Georgia Institute of Technology	
Design of Super-Miniature Bandpass Filters Embedded in the Organic Substrate without using Large-Value Capacitors	1356
C.T. Chiu, C.L. Lin, and T.S. Horng – National Sun Yat-Sen University; S.M. Wu and C.P. Hung – Advanced Semiconductor Engineering, Inc.	

31: SiP/SoP

Chairs: Luu T. Nguyen - National Semiconductor Corporation; and Beth Keser – Freescale Semiconductor, Inc.

Low Electrical Resistance Silicon Through Vias: Technology and Characterization	1360
D. Henry, D. Belhachemi, J.-C. Souriau, C. Brunet-Manquat, C. Puget, G. Ponthenier, J.L. Vallejo, C. Lecouvey, and N. Sillon – CEA-LETI	
Novel Low-Cost Integration of Through Chip Interconnection and Application to CMOS Image Sensor	1367
Masahiro Sekiguchi, Hideo Numata, Ninao Sato, Tastuhiko Shirakawa, Mie Matsuo, Hiroshi Yoshikawa, Mitsuhiro Yanagida, Hideo Nakayoshi, and Kenji Takahashi – Toshiba Corporation	
Recent Advances in Low CTE and High Density System-on-a-Package (SOP) Substrate with Thin Film Component Integration	1375
Venky Sundaram, Rao Tummala, Boyd Wiedenman, Fuhan Liu, P. Markondeya Raj, Isaac Robin Abothu, and Swapan Bhattacharya – Georgia Institute of Technology; Mahesh Varadarajan – Indian Institute of Science; Ed Bongio and Walt Sherwood – Starfire Systems	
Stacked Die SiP Technology Suitable for Devices with Low-K Interlayer Dielectric	1381
Yoshihiro Matsuura, Akio Watanabe, and Satoko Kawakami – NEC Electronics Corporation	
Wire Bond, Flip-Chip, and Chip-Scale-Package Solution to High Silicon Integration	1386
Ely Bantog, Steve Chiu, C.T. Chen, H.P. Pu, and C.S. Hsiao – Siliconware Precision Industries Company Ltd.	
Integration Technology Parameters for Physical Design of Vertical System-in-Package	1392
David Dmitry Polityko, Herbert Reichl – Technical University Berlin; Stephan Guttowski – Fraunhofer IZM	
Basic Study of Proper Global Wiring Structure for Advanced System in Package	1401
Yoshiharu Iwata, Shouhei Yasuda, Ryohei Satoh, and Eiji Morinaga – Osaka University	

32: Reliability Issues in Encapsulated Microelectronics

Chairs: Jeffrey Suhling – Auburn University; and Charles Ume – Georgia Institute of Technology

Predictive Model for Adhesion Loss of Molding Compounds from Exposure to Humid Environments	1408
Timothy P. Ferguson – Southern Research Institute; Jianmin Qu – Georgia Institute of Technology	
Effect of Environments on Degradation of Molding Compound and Wire Bonds in PEMS	1415
Alexander Teverovsky – QSS Group, Inc.	
Moisture Diffusion Study in Electronic Packaging using Molecular Dynamic Simulation	1425
H.B. Fan, Edward K.L Chan, Cell K.Y. Wong, and Matthew M.F Yuen – Hong Kong University of Science and Technology	

Methodology for Avoidance of Ratcheting-Induced Stable Cracking (RISC) in Microelectronic Devices	1429
Zhen Zhang and Zhigang Suo – Harvard University; Yong Liu, Scott Irving, Timwah Luk, and Don Desbiens – Fairchild Semiconductor Corporation	
Improving Mold Compound Adhesion to Ni/Pd/Au Pre-Plated Lead Frames	1436
Gene Kim, James Hurley, Avin Dhoble, and Samir Avdic – Cookson Electronics Semiconductor Products	
Evaluation of Soldering and Reliability Performance of NiPdAu Finished PPF with Pb-Free Solder Alloy 95.5Sn4.0Ag0.5Cu	1442
X.J. Zhao and J.F.J.M. Caers – Philips Electronics	
Reliability Studies of a Through Via Silicon Stacked Module for 3D Microsystem Packaging	1449
Seung Wook Yoon, David Witasra, Samuel Yak Long Lim, Vetrivel Ganesh, Tai Chong Chai, Khan O. Navas, and Vaidyanathan Kripesh – Institute of Microelectronics; Akella G.K. Viswanath – Institute of High Performance Computing (IHPC)	

33: Emerging Topics in Board-Level Interconnects

Chairs: Tom Gregorich – Qualcomm CDMA Technologies; and Changqing Liu – Loughborough University

The Influence of Low Level Doping on the Thermal Evolution of SAC Alloy Solder Joints with Cu Pad Structures	1454
Isabel de Sousa and Luc Patry – IBM Canada; Donald W. Henderson, Sung K. Kang, and D.-Y. Shih – IBM Systems and Technology Group	
Influence of Sn Grain Size and Orientation on the Thermomechanical Response and Reliability of Pb-Free Solder Joints	1462
T.R. Bieler and H. Jiang – Michigan State University; L.P. Lehman, T. Kirkpatrick, and E.J. Cotts – SUNY Binghamton	
High Temperature Aging Study of Intermetallic Compound Formation of Sn-3.5Ag and Sn-4.0Ag-0.5Cu Solders on Electroless Ni (P) Metallization	1468
Peng Sun and Johan Liu – Shanghai University; Chalmers University of Technology; Cristina Andersson, Zhaonian Cheng, and Zonghe Lai – Chalmers University; Xicheng Wei – Shanghai University; Dongkai Shangguan – Flextronics International	
Isothermal Fatigue Tests of Plastic Ball Grid Array (PBGA) SnAgCu Lead-Free Solder Joints at 60°C	1476
John Lau – Agilent Technologies, Inc.; S.W. Ricky Lee, Fubin Song, and Dennis Lau – Hong Kong University of Science and Technology; Dongkai Shangguan – Flextronics	
Failure Mechanisms of Interconnections in Drop Impact	1484
S.K.W. Seah, E.H. Wong, and R. Rajoo – Institute of Microelectronics; Y.W. Mai – University of Sydney; C.T. Lim – National University of Singapore	
Vibration Testing of Repaired Lead-Tin/Lead-Free Solder Joints	1493
Martin G. Perez, Matthew J. O'Keefe, and Richard Colfax – University of Missouri, Rolla; Steve Vetter, Dale Murry, and James Smith – Northrop Grumman Interconnect Technologies (NGIT); David W. Kleine and Patricia Amick – Boeing Integrated Defense Systems	
Evaluation of Interposers in the ACF Bonding Process	1499
Jun Ge, Ilkka Saarinen, and Petri Savolainen – Nokia Corporation	

34: Passives and Substrates

Chairs: Daniel D. Lu – Intel Corporation; and Chandra Jayaram – Intel Technology Sdn. Bhd.

A Study on Epoxy/BaTiO₃ Embedded Capacitor Pastes for Organic Substrates	1504
Kyung-Woon Jang and Kyung-Wook Paik – Korea Advanced Institute of Science and Technology (KAIST)	

High Capacitance, Large Area, Thin Film, Nanocomposite-Based Embedded Capacitors	1510
Rabindra N. Das, Mark D. Poliks, John M. Lauffer, and Voya R. Markovich – Endicott Interconnect Technologies, Inc.	
Development of a Laser Processing Technology for High Thermal Radiation Multilayer Module	1516
Makoto Murai, Atsuhiko Nishida, Ryosuke Usui, Hideki Mizuhara, Takaya Kusabe, Takeshi Nakamura, Nobuhisa Takakusaki, Yusuke Igarashi, and Yasunori Inoue – SANYO Electric Co., Ltd.	
Large-Area Processable High-K Nanocomposite-Based Embedded Capacitors	1520
Jianwen Xu, Swapan Bhattacharya, Kyoung-sik Moon, Jiongxin Lu, Brian Englert, and C.P. Wong – Georgia Institute of Technology; Pranabes Pramanik – Oak-Mitsui Technologies	
Self-Assembly of Microchips on Substrates	1533
Chia-Shou Chang – National Taiwan University; Ruoh-Huey Wang and Kuo-Chyuan Chen – Industrial Technology Research Institute (ITRI); Enboa Wu – Hong Kong Applied Science Technology and Research Institute	
Processing and Performance of Broadband Integrated Resistor Structures on Non-Planar Topologies in Hermetic Silicon Enclosure with Vertical Micro Vias	1539
Christoffer Graae Greisen, Lior Shiv, Steen Weichel, and Matthias Heschel – Hymite A/S; Ralf Hauffe, Hilmar Korth, Arnd Kilian, and Jochen Kuhmann – Hymite GmbH	
Novel Substrate with Combined Embedded Capacitance and Resistance for Better Electrical Performance and Higher Integration	1544
John Andresakis and Pranabes Pramanik – Oak-Mitsui Technologies LLC; Daniel Brandler and Dong Nong – Ohmega Technologies	

35: High Speed/Transceivers

Chairs: Allen Earman – Finisar Corp; and Victor X. Liu – Corning, Inc.

Wide Temperature Range Operation of 10.7 Gbit/s Uncooled DFB-LD TOSA with Extremely High Eye-Mask Margin	1548
H. Yamamoto, M. Hirai, M. Sasada, H. Singh, O. Kagaya, H. Kuwano, M. Okayasu, and K. Uomi – Opnext Japan, Inc.	
System-on-Packaging with Electro-Absorption Modulator for 60 GHz Band Radio-Over-Fiber Link	1554
Kwang-Seong Choi, Yong-Duck Chung, Dong-Suk Jun, Young-Shik Kang, Byoung-Tae Ahn, Kyoung-Ik Cho, Jong-Tae Moon, and Jeha Kim – Electronics and Telecommunication Research Institute (ETRI)	
Application and RF Performance of Integrated Resistor Structures on Non-Planar Topologies in Micro-Machined Silicon Packages for Transmitter Optical Subassemblies	1560
Marcus Winter, Ralf Hauffe, Arnd Kilian, Patrick Runge, and Daniel Reznik – Hymite GmbH; Christoffer Graae Greisen, Steen Weichel, Lior Shiv, and Matthias Heschel – Hymite A/C	
The Design Challenge with the Predictable Analysis of the Heat Dissipation and the Electro Magnetic Radiation for 10Gbps Pluggable Optical Transceivers	1567
Kazushige Oki, Manabu Ishikawa, Toshihiko Takayama, Hiromi Kurashima, Tomoyuki Funada, Kengo Matsumoto, and Takashi Nakabayashi – Sumitomo Electric Industries, Ltd.	
Optical High Speed Symmetric Multi-Processor Link Implementation	1573
Daniel Kuchta, Christian Baks, Evelyn Mintarno, Daniel N. de Araujo, and Moises Cases – IBM Corporation	
Demonstration of Bidirectional Optical Link on Optical PCB using a Driver-Receiver Combined CMOS Transceiver	1578
Sae-Kyoung Kang, Tae-Woo Lee, Sung Hwan Hwang, Mu Hee Cho, and Hyo-Hoon Park – Information and Communications University	

Diamond Shaped Ring Laser Characterization, Package Design and Performance	1583
Nancy Stoffel, Songsheng Tan, and Charles Shick – Infotonics Technology Center; Wesley Bacon and Bryan Beaman – Kodak Research Laboratory; Alan Morrow and Malcolm Green – Binoptics Corporation; Rebecca Bussjager, Steve Johns, Michael Hayduk, Joseph Osmann, Reinhard Erdmann, and Brian McKeon – Air Force Research Laboratory SNDP	

36: Low-K Assembly Packaging Processes

Chairs: Sylvain Ouimet – IBM Canada Ltd.; and Sharad Bhatt – Shanta Systems, Inc.

Materials Effects on Reliability of FC-PBGA Packages for Cu/Low-K Chips	1590
Li Li, Jie Xue, Mudahir Ahmad, and Mark Brillhart – Cisco Systems, Inc.; Min Ding, Gary Lu, and Paul S. Ho – University of Texas, Austin	
Underfill Selection Strategy for Pb-Free, Low-K and Fine Pitch Organic Flip-Chip Applications	1595
Marie-Claude Paquet, Michael Gaynes, Eric Duchesne, David Questad, Luc Bélanger, and Julien Sylvestre – IBM Corporation	
Impact of Underfill Fillet Geometry on Interfacial Delamination in Organic Flip-Chip Packages	1604
Karan Kacker – Georgia Institute of Technology, AMD; Sidharth, Ajit Dubey, Charlie J. Zhai, and Richard C. Blish II – AMD	
Copper Die Bumps (First Level Interconnect) and Low-K Dielectrics in 65nm High Volume Manufacturing	1611
Andrew Yeoh, Margherita Chang, Christopher Pelto, Tzuen-Luh Huang, Sridhar Balakrishnan, Gerald Leatherman, Sairam Agraharam, Guotao Wang, Zhiyong Wang, Daniel Chiang, Patrick Stover, and Peter Brandenburger – Intel Corporation	
Low-K Wire Bonding	1616
Yoon-Joo Kim, Joon-Soo Kim, Ji-Young Chung, Seok-Ho Na, Jin-Young Kim, and Seok-Bong Kim – Amkor Technology, Inc.	
Novel Wafer Dicing and Chip Thinning Technologies Realizing High Chip Strength	1623
Shinya Takyu, Tetsuya Kurosawa, Noriko Shimizu, and Susumu Harada – Toshiba Corporation Semiconductor Company	
Relationship of Tensile Interfacial Strength to Lead-Free BGA Impact Performance	1628
Anand Lal and Edwin Bradley – Motorola, Inc.	

37: Poster Session 1

Chairs: Michael Caggiano – Rutgers University; and Mark Eblen – Kyocera America, Inc.

A Microjet Array Cooling System for Thermal Management of Active Radars and High-Brightness LEDs	1634
Sheng Liu – Huazhong University of Science and Technology; Wayne State University; Tim Lin – Florida Atlantic University; Xiaobing Luo, Mingxiang Chen, and Xiaoping Jiang – Huazhong University of Science and Technology	
A Novel Environmentally Friendly and Biocompatible Curing Agent for Lead-Free Electronics	1639
Yi Li, Fei Xiao, Kyoung-sik Moon, and C.P. Wong – Georgia Institute of Technology	
A Novel Synthesis Method for Designing Electromagnetic Band Gap (EBG) Structures in Packaged Mixed Signal Systems	1645
Tae Hong Kim, Ege Engin, Wansuk Yun, and Madhavan Swaminathan – Georgia Institute of Technology; Daehyun Chung – Korea Advanced Institute of Science and Technology (KAIST); Yoshitaka Toyota – Okayama University	
Antenna Performance Measurements using Wireless Sensor Networks	1652
John Buckley, Kevin Aherne, Brendan O'Flynn, John Barton, Aoife Murphy, and Cian O'Mathuna – Tyndall National Institute	

Design and Implementations of RF Systems and Sub-Systems in LCP Type Multilayer Technology	1658
S. Dalmia, V. Govind, J. Dekosky, and G. White – Jacket Micro Devices, Inc.;	
V. Sundaram and M. Swaminathan – Jacket Micro Devices; Georgia Institute of Technology	
Effect of Surface Structure on the Interfacial Adhesion of Polymeric Adhesive in the Fabrication of Optical Waveguide Devices	1663
W.F. Ho, M.A. Uddin, and H.P. Chan – City University of Hong Kong	
Electrical-Optical High Speed Serial Server Scalability Link	1668
D.N. de Araujo, M. Cases, D. Kuchta, C. Baks, and Y. Kwarq – IBM Corporation	
Embedded Capacitor in Power Distribution Design of High-End Server Packages	1677
N. Pham, M. Cases, D.N. de Araujo, B. Mutnury, E. Matoglu, B. Herrman, and P. Patel – IBM Corporation	
Ensuring Passivity and Automatic Order Selection for Global Rational Approximation Macromodeling	1683
Amy Hillegonds, Kathleen Melde, and John Prince – University of Arizona	
Fabrication and Characteristics of 40 Gb/s Traveling-Wave Electroabsorption Modulator-Integrated DFB Laser Modules	1687
Ho-Gyeong Yun, Kwang-Seong Choi, Yong-Hwan Kwon, Joong-Seon Choe, and Jong-Tae Moon – Electronics and Telecommunication Research Institute (ETRI)	
MCM LGA Package with Optical I/O Passively Aligned to Dual Layer Polymer Waveguides in PCB	1693
F.R. Libsch, R. Budd, P. Chiniwalla, P.C.D. Hobbs, and M. Mastro – IBM Corporation;	
J.L. Sanford – Steridian Corporation; J. Xu – North Carolina State University	
Flip-Chip Packaging Configuration with Coplanar Strip Lines for Millimeter Electromagnetic Waves	1700
Young K. Song and Chin C. Lee – University of California, Irvine	
Fluxless Bonding of Silicon to Copper with High-Temperature Ag-Sn Joint Made at Low Temperature	1706
Jong S. Kim and Chin C. Lee – University of California, Irvine;	
Takehide Yokozuka – University of California, Irvine; Hitachi Ltd.	
High Performance System-on-Package Integrated Yagi-Uda Antennas for W-Band Applications and mm-Wave Ultra-Wideband Data Links	1712
B. Pan, G. DeJean, J. Papapolymerou, M.M. Tentzeris, Y. Yoon, and M.G. Allen – Georgia Institute of Technology	
Highly Compliant Bonding Material and Structure for Micro- and Opto-Electronic Applications	1718
E. Suhir – University of California, Santa Cruz; University of Maryland, College Park; D. Ingman – Technion	
Implementation of a W-CDMA Direct-Conversion IQ Modulator Module Including Evaluation of Chip-Package-Board Interactions	1726
F.Y. Han, J.M. Wu, and T.S. Horng – National Sun Yat-Sen University; J. Lin – University of Florida;	
C.C. Tu – Optimal Corporation	
Integrated Passive Design Library for Multilayer PCB	1732
Geert Carchon, Kristof Vaesen, Xiao Sun, and Steven Brebels – IMEC;	
Toshikazu Imaoka, Tetsuro Sawai, and Yasunori Inoue – SANYO Electric Co., Ltd.	
Investigation of Localized Laser Bonding Process for Ceramic MEMS Packaging	1740
Li Sun and Ajay Malshe – University of Arkansas; Shawn Cunningham and Art Morris – wiSpry, Inc.	
Low Cost 4-Channel CWDM Splitter using SiOB Packaging	1745
J. Li, Joelle K.H. Goh, Bryan S.P. Lee, Q.X. Zhang, Pamidighantam V. Ramana, and Damaruganath Pinjala – Institute of Microelectronics	

Modeling and Characterization of Thin Film Broadband Resistors on LCP for RF Applications	1751
Stephen Horst, Swapan Bhattacharya, Seth Johnston, Manos Tentzeris, and John Papapolymerou – Georgia Institute of Technology	
Multi-Chip Integration on a PLC Platform for 16×16 Port Optical Switch using Passive Alignment Technique	1756
Jung Woon Lim, Hwe Jong Kim, Seon Hoon Kim, and Byung Sup Rho – Korea Photonics Technology Institute	
Optimum VCO's for Radio Frequency Applications	1761
Nabil Boughanmi, Abdennaceur Kachouri, and Mounir Samet – National School of Engineers of Sfax	
Packaging Considerations for High-Speed Single-Ended and Differential Nets	1765
Lei Shan, Mohit Kapur, Young Kwark, and Mark Ritter – IBM Corporation	
Per-Unit-Length RLGC Extraction using a Lumped Port De-Embedding Method for Application on Periodically-Loaded Transmission Lines	1770
Zhaoqing Chen and Sungjun Chun – IBM Corporation	
Simulation and Measurement of High Speed Serial Link Performance in a Dense, Thin Core Flip-Chip Package	1776
Michael J. Rowlands and Steven G. Rosser – Endicott Interconnect Technologies, Inc.	
Size Reduction of Electromagnetic Bandgap (EBG) Structures with New Geometries and Materials	1784
Yoshitaka Toyota – Okayama University; A. Ege Engin, Tae Hong Kim, Madhavan Swaminathan, and Swapan Bhattacharya – Georgia Institute of Technology	
Tailoring the Temperature Coefficient of Capacitance (TCC), Dielectric Loss and Capacitance Density with Ceramic-Polymer Nanocomposites for RF Applications	1790
Isaac Robin Abothu, Baik-Woo Lee, P. Markondeya Raj, Ege Engin, Prathap Muthana, Chong K. Yoon, Madhavan Swaminathan, and Rao R. Tummala – Georgia Institute of Technology	
Effective Thermal Via and Decoupling Capacitor Insertion for 3D System-On-Package	1795
Eric Wong, Jacob Minz, and Sung Kyu Lim – Georgia Institute of Technology	

38: Poster Session 2

Chairs: Swapan Bhattacharya – Georgia Institute of Technology; and Jerry Caggiano – Consultant

Advanced Fillers for Electronics Encapsulation and Electro-Magnetic Compatibility (EMC)	1802
Nihal Sinnadurai – ATTAC	
Analytical Solutions for Interconnect Stress in Board Level Drop Impact	1808
E.H. Wong – Institute of Microelectronics; University of Sydney; Y.-W. Mai – University of Sydney; S.K.W. Seah and T.B. Lim – Institute of Microelectronics; K.M. Lim – National University of Singapore	
Application of Shadow Moiré Technique to Board Level Manufacturing Technologies	1816
Phil Geng, Tozer Bandorawalla, Steve Cho, Hank Hsiao, Jonathon Kuchy, Gary Long, Robert Martinson, Alan McAllister, Michael Mello, Karumbu Meyyappan, Richard Williams, and Liping Zhu – Intel Corporation	
Characterization of Intermetallic Compound Formation and Copper Diffusion of Copper Wire Bonding	1821
Shawn Zhang, Catherine Chen, and S.W. Ricky Lee – Hong Kong University of Science and Technology; Angie K.M. Lau, Paul P.H. Tsang, Lebbai Mohamed, C.Y. Chan, and M. Dirkzwager – Philips Semiconductor	
Design and Process Optimization for Dual Row QFN	1827
Danny V. Retuta, B.K. Lim, and H.B. Tan – United Test & Assembly Center Ltd. (UTAC)	
Development and Characterization of Rigid-Flex Interface	1836
Su-Tsia Lu, Wei-Chung Lo, Tai-Hong Chen, Yu-Hua Chen, Shu-Ming Chang, Yu-Wei Huang, Yuan-Chang Lee, Tzu-Ying Kuo, and Ying-Ching Shih – ERSO/ITRI	

Development of Novel Silver Nanoparticles/Polymer Composites as High-K Polymer Matrix by In-Situ Photochemical Method	1841
Jiongxin Lu, Kyoung-Sik Moon, and C.P. Wong – Georgia Institute of Technology	
Effect of Temperature and Storage Environment on the Preservation of Copper Surfaces for Fluxless Soldering	1847
Stephen Ebbens, David A. Hutt, and Changqing Liu – Loughborough University	
Flex-Circuit Chip-to-Chip Interconnects	1853
Henning Braunisch, James E. Jaussi, Jason A. Mix, Mark B. Trobough, Bryce D. Horine, Victor Prokofiev, Daoqiang Lu, Rajashree Baskaran, Pascal C.H. Meier, Dong-Ho Han, Kent E. Mallory, and Michael W. Leddige – Intel Corporation	
Fluxless Bonding of Silicon to Alumina Substrate using Electroplated Eutectic Au-Sn Solder	1860
Jong S. Kim, Won S. Choi, Dongwook Kim, Andrei Shkel, and Chin C. Lee – University of California, Irvine	
High-Frequency Acoustic Microscopy Studies of Buried Interfaces in Silicon	1865
Shriram Ramanathan – Intel Corporation; Janet E. Semmens and Lawrence W. Kessler – Sonoscan, Inc.	
High-Performance Flip-Chip BGA Technology Based on Thin-Core and Coreless Package Substrate	1869
Masateru Koide, Kenji Fukuzono, Hideaki Yoshimura, and Toshihisa Sato – Fujitsu Ltd.; Kenichirou Abe and Hidehiko Fujisaki – Fujitsu Interconnect Technologies Ltd.	
Measurement of Deformation and Strain in First Level C4 Interconnect and Stacked Die using Optical Digital Image Correlation	1874
Liam Kehoe, Pat Lynch, and Vincent Guénebaut – Optical Metrology Innovations, Ltd.	
Mixed Mode Bending Test for Interfacial Adhesion in Semiconductor Applications	1882
J. Thijsse – Philips Applied Technologies; Eindhoven University of Technology; W.D. van Driel – Philips Semiconductors; Delft University of Technology; M.A.J. van Gils – Philips Semiconductors; O. van der Sluis – Philips Applied Technologies	
Pitfalls an Engineer Needs to Be Aware of during Vibration Testing	1887
Pramod Malatkar, Shaw Fong Wong, Troy Pringle, and Wei Keat Loh – Intel Corporation	
Reliability Improvement Study of a Build-Up Wire Bonding EBGA Package using Eight-Layer 0.13μm Copper Silicon Technology	1893
Liyu Yang, Carl King, Ryan Peng, and Eric Gelvin – Intel Corporation	
Reliability of a Rapid Package Prototyping Technology Based on a Data Driven Chip First Approach	1899
Sungchul Joo and Daniel F. Baldwin – Georgia Institute of Technology	
Room Temperature Stable Underfill with Novel Latent Catalyst for Wafer-Level Flip-Chip Packaging Applications	1905
Yangyang Sun and C.P. Wong – Georgia Institute of Technology	
Selective Nickel and Gold Plating for Enhanced Wirebonding Technology	1911
Tien Cheng, Kevin Petrarca, Kamalesh Srivastava, Sarah Knickerbocker, Richard Volant, Wolfgang Sauter, Samuel McKnight, Stephanie Allard, Frederic Beaulieu, Darryl Restaino, and Takashi Hisada – IBM Corporation	
Simulation and Experimental Analysis for a Ball Stitch on Bump Wire Bonding Process Above a Laminate Substrate	1918
Yong Liu, Howard Allen, Timwah Luk, and Scott Irving – Fairchild Semiconductor Corporation	
Synchrotron Radiation Based X-Ray Micro-Diffraction Study on Reliability Issues of Solder Joints in Electronic Packaging Technology	1924
J.O. Suh, J.W. Nah, and K.N. Tu – University of California, Los Angeles; N. Tamura – Lawrence Berkeley National Laboratory	

Temperature- and Moisture-Induced Warpages of COG Package with Non-Conductive Paste Adhesive 1928
M.Y. Tsai, C.Y. Huang, and C.Y. Chiang – Chang Gung University; W.C. Chen and S.S. Yang – ERSO/ITRI

The Effect of IMC Microstructure of Solder Joint on the Mechanical Drop Performance in SnxAgCu and SnAgCuX CSP Package 1935
Yi-Shao Lai, P.C. Chen, and Chan-Lin Yeh – Advanced Semiconductor Engineering, Inc.; Jeffrey C.B. Lee – Integrated Service Technology

Thermal Cycle/Aging Reliability of Lead-Free 0201 Assemblies 1940
Reza Ghaffarian – California Institute of Technology; S. Manian Ramkumar and Arun Varanasi – Rochester Institute of Technology

Thermal Effects of Moisture Inducing Delamination in Light-Emitting Diode Packages 1957
Jianzheng Hu, Lianqiao Yang, and Moo Whan Shin – Myongji University

Thermal Management of Die Stacking Architecture that Includes Memory and Logic Processor 1963
Bhavani P. Dewan-Sandur, Abhijit Kaisare, and Dereje Agonafer – University of Texas, Arlington; Damena Agonafer and Cristina Amon – Carnegie Mellon University; Senol Pekin and Terry Dishongh – Intel Corporation

Thermal Properties of Oxide Free Nano Non Noble Metal for Low Temperature Interconnect Technology 1969
Hongjin Jiang, Kyoung-sik Moon, and C.P. Wong – Georgia Institute of Technology; Fay Hua – Intel Corporation

Thermomigration in SnPb Composite Solder Joints and Wires 1974
Fan-Yi Ouyang, Annie T. Huang, and K.N. Tu – University of California, Los Angeles