

2006 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop

**22-24 May 2006
Boston MA**



IEEE Catalog Number:
ISBN:

06CH37782
1-4244-0254-9

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All Rights Reserved**

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06CH37782
ISBN: 1-4244-0254-9
ISSN: 1078-8743

Additional Copies of This Publication Are Available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08854
Phone: (800) 678-IEEE
 (732) 981-1393
Fax: (732) 981-9667
E-mail: customer-service@ieee.org

TABLE OF CONTENTS

This CD-ROM contains 2006 IEEE/SEMI Advanced Semiconductor Manufacturing Conference (ASMC) manuscripts and presentations. Every attempt has been made to ensure the accuracy. However, we cannot be held responsible for errors or omissions. If the presented information varies from this record, or a presentation is not included on this CD-ROM, please contact the author(s) directly. Use of any of text or images contained on this CD-ROM is prohibited without the express written consent of IEEE, SEMI or the author(s).

To Use this Index: Scroll down or use the bookmarks in the left-hand frame to move to a new location in this index. Click on a **blue paper title** to view that paper. To return to this index after viewing a paper, click the **PREVIOUS MENU** bookmark in the left frame.

Keynote Address: “Nanotechnology: What is It and How Does it Apply to Me in Semiconductor Manufacturing”

Deb Newberry, Author, Executive Director, The Nanotechnology Group

Session 1 – Advanced Metrology

1.1a “Experimental Evaluation of Second Harmonic Generation for Non-Invasive Contamination Detection in SOI Wafers”	1
Michael L. Alles, Ronald D. Schrimpf, Daniel M. Fleetwood, Norman H. Tolk, Vanderbilt University; Robert Pasternak, Arizona State University, Robert W. Standley, MEMC Electronic Materials	
1.1b Presentation	
1.2a “The Development of the Non-contact Electrical Leakage Property Measurement System for the High-K Dielectric Materials on DRAM Capacitors”	7
Yusin Yang, Byung Sug Lee, Misung Lee, Chung Sam Jun, Tae Sung Kim, Samsung Electronics Co., LTD	
1.2b Presentation	
1.3a “New methodology for ultra-fast detection and reduction of non-visual defects at the 90nm node and below using comprehensive e-test structure infrastructure and inline DualBeam™ FIB”	12
Michael B. Schmidt, Hyong H. Kang, Larry Dworkin, FEI Company, Kenneth R. Harris and Sherry F. Lee, PDF Solutions	
1.3b Presentation	
1.4a “Incorporating SIMS Structures in Product Wafers in Order to Perform SIMS and other Material Analysis and Achieve Wafer Level Information about the Front-End Processing”	17
Thanas Budri, Loren Krott, Neil Patel, Aaron Smith, Burcay Gurcan, Kendra Crocker, Randy Supczak, Craig Printy, National Semiconductor	
1.4b Presentation	
1.5a “Advanced Process Monitoring and Control Methods for Poly Gate CD Targeting”	21
J. Underwood, J. Gray, N. Shepherd, M. Caldwell, M. Neel, B. Darlington, Freescale Semiconductor, Inc.	
1.5b Presentation	
1.6a “Metal Layer Monitoring in DRAM Production by use of Spectroscopic Ellipsometry-based Scatterometry”	25
Mike Wang, Tony Cheng, Chung_I Chang, Tings Wang, ProMos Technologies Inc., Jay Chen, KLA-Tencor Corporation	
1.6b Presentation	

Session 2 – Lithograph Challenges - sponsored by Nikon Precision, Inc.

2.1a “Defectivity Performance of Full Field Immersion Photolithography Tool”	30
Katsushi Nakano, Shirou Nagaoka, Soichi Owa, Nikon Corporation, Irfan Malik, Tetsuya Yamamoto, KLA-Tencor Corporation	
2.1b Presentation	
2.2a “High and Hyper NA Immersion Lithography using Advanced Patterning Film APF™ ”	39
Marc J. van der Reijden, Robert Schreutelkamp, Applied Materials Europe, Maaikje Op de Beeck, Erik Sleeckx, Patrick Jaenen, Eddy Kunnen, Bart Degroote, IMEC Leuven, Wendy Yeh, Applied Materials Santa Clara	
2.2b Presentation	
2.3a “Performance Evaluation of Serial Photolithography Clusters: Queueing Models, Throughput and Workload Sequencing”	44
James R. Morrison, Central Michigan University; Beverly S. Bortnick and Donald P. Martin, IBM Corporation	
2.3b Presentation	
2.4a “Performance of Polarized Illuminators in Hyper NA Lithography Tools”	50
Tomoyuki Matsuyama, Hisashi Nishinaga, Noriaki Tokuda, Shigeru Hirukawa, Osamu Tanitsu, Soichi Owa, Nikon Corporation	
2.4b Presentation	

2.5a “Robust Real-Time Thin Film Thickness Estimation”	57
Choon Meng Kiew, Arthur Tay, Weng Khuen Ho and Khiang Wee Lim, National University of Singapore, Jay H. Lee, Georgia Institute of Technology	
2.5b Presentation	

2.6a “Full Field, ArF Immersion Projection Tool”	63
Soichi Owa, Kenichi Shiraishi, Shirou Nagaoka, Tomoharu Fujiwara, Yuuki Ishii, Nikon Corporation	
2.6b Presentation	

Session 3 – Advanced Processes and Materials - sponsored by Fairchild Semiconductor Corp.

3.1a “STI Gap-Fill Technology with High Aspect Ratio process for 45nm CMOS and Beyond”	71
A.T. Tilke, R. Hampp, C. Staplemann, M. Culmsee, Infineon Technologies, R. Conti, W. Willie, IBM Microelectronics, R. Jaiswal, M. Galiano, A. Jain, Applied Materials Ltd.	
3.1b Presentation	

3.2a “Pattern Based Prediction for Plasma Etch”	77
Kwaku O. Abrokwah, Duane S Boning, Microsystems Tech. Labs/MIT, PR Chidambaram, Texas Instruments, Inc.	
3.2b Presentation	

3.3a “Control of Contact Hole Distortion by Using Polymer Deposition Process (PDP) for sub-65nm Technology and Beyond”	83
Judy Wang, Shing-li Sung, Shawming Ma, Applied Materials	
3.3b Presentation	

3.4a “A Method of Manufacturing a Low Defect, Low Stress Pre-metal Dielectric Stack for High Reliability and MEMs Applications”	88
John J. Naughton and Mark M. Nelson, AMI Semiconductor, Inc.	
3.4b Presentation	

3.5a “Simulation and Design of an HDP-CVD Process for Planar Spacer Applications for Future DRAM Cell Concepts”	93
H. Weber, J. Bloking, H. Whitesell, Y. S. Lee, Applied Materials, J. Radecker, G. Schulze-Icking-Konert, W. Sabisch, A. Kersch, Infineon Technologies, Inc.	
3.5b Presentation	

3.6 “Evaporation vs. Sputtering of metal layers on the Backside of Silicon wafers”	99
Martina Ciacchi, Hannes Eder, Infineon Technologies AT, Hans Hirscher, UNAXIS Balzers AG	
3.6b Presentation	

3.7a “Application of Back-side Alignment of Thick Layers for the Manufacturing of Advanced Power Devices”	104
Jung Kil Lee, Fairchild Semiconductor Korea, Rodney Chisholm, ASML USA, Mark van der Heijden, Keith Best, Peter ten Berge, ASML Netherlands	
3.7b Presentation	

3.8a “Low-K and Interconnect Stacks – a Status Report”	108
Dick James, Chipworks Inc.	
3.8b Presentation	

Session 4 – Factory Automation and Factory Dynamics – sponsored by Entegris, Inc.

4.1a “Litho area cycle time reduction in an advanced 300mm semiconductor manufacturing line”	114
Joris van der Eerden, Henk Niesing and Ron Schuurhuis, ASML Netherlands BV, Tim Saenger and Walter Walbrick, Texas Instruments	
4.1b Presentation	

4.2a “Metrology Delay Time Reduction in Lithography with an Enhanced AMHS using Local FOUP Buffering”	120
Vinay Shah, Eric Englhardt, Sushant Koshti, Helen Armer, Applied Materials	
4.2b Presentation	

4.3a “Holistic Cycle Time Analysis and Improvement Project within a 200mm Lithography I-line Production Area”	126
Thomas Zarbock, Frank Lehmann, Jens Fellendorf, Infineon Technologies AG	
4.3b Presentation	

4.4a “Fluctuation Smoothing Production Control at IBM’s 200mm Wafer Fabricator: Extensions, Application and the Multi-Flow Production Index (MFPx)”	134
James R. Morrison, Central Michigan University, Elizabeth Dews and John LaFreniere, IBM Corporation	
4.4b Presentation	

4.5a “Achieving Reduced Production Cycle Times Via Effective Control of Key Factors of the P-K Equation”	139
Adar Kalir and Sylvain Bouhnik, Intel Electronics Ltd., Israel	
4.5b Presentation	
4.6a “Dynamic Wet Furnace Dispatching/Scheduling in Wafer Fab”	144
Myoungsoo Ham, Michael Raiford, James Harrington, Meghan Knisely, Tom Murtha, Frank Dillard, Hyung Tae Park, Wayne Risner, Samsung Austin Semiconductor	
4.6b Presentation	
4.7a “Short-Interval Detailed Production Scheduling in 300mm Semiconductor Manufacturing using Mixed Integer and Constraint Programming”	148
Robert Bixby, ILOG Inc.; Rich Burda and David Miller, IBM Corp.	
4.7b Presentation	
 Session 5 – Poster Session - sponsored by KLA-Tencor Corporation	
5.1a “Brightfield iADC Applications for Yield Learning and Excursion Monitoring”	155
John Wittenzeller, Micron Technology, Inc.	
5.1b Presentation	
5.2a “Challenges and Methodology of Fab-to-fab CD-SEM Matching”	161
Thomas Marschner, Uwe Kramer, Alessandra Navarra, Kerstin Muehlstaedt, Infineon Technologies SC300 GmbH, Jasen Moffitt, Infineon Technologies Richmond, Christian Stief, Stefano Ventola, Dieter Gscheidlen, Uwe Groh, Tricia Burroughs, Applied Materials GmbH	
5.2b Presentation	
5.3a “Clean Dicing of Compound Semiconductors Using the Water-Jet Guided Laser Technology”	166
Delphine Perrottet, Sean Green, Bernold Richerzhagen, Synova SA	
5.3b Presentation	
5.4a “Curriculum Development for Semiconductor Industry in Malaysia: A Case Study of Technical Development Programs for Technicians and Engineers in Wafer Manufacturing Company”	170
Abdullah bin Lin, Silterra Malaysia Sdn Bhd	
5.4b Presentation	
5.5a “Deep Trench Top Collar Oxide Etching for DRAM Manufacturing”	174
Guowen Zheng, Gary Skinner, Infineon Technologies Richmond	
5.5b Presentation	
5.6a “Development of a Shock & Vibration Spec for 300mm Wafer AMHS Handling”	178
Jay Steel, Intel Corporation, Tamal Biswas, University of Arizona	
5.6b Presentation	
5.7a “Dielectric engineering on cell capacitor for advanced trench DRAM”	184
Chien-Kang Kao, Chih-Ming Chang, Chia-Ming Kuo, Chun-Yao Wang, Alex Ku, ProMOS Technologies, Inc.	
5.7b Presentation	
5.8a “Enabling Facility Re-Use for 300mm Semiconductor Manufacturing via Integration of Automated Material Handling System and Facility Design”	188
Stephen M. Seall, Douglas C. Steele, Melvin Jung, Intel Corporation	
5.8b Presentations	
5.9a “Equipment Productivity Enhancement by SMC (Statistical Machine Control) Application on Furnace Area”	192
Chun-Yao Wang, Ben Huang, Chih-Ming Kao, Alex Ku, ProMOS Technologies Inc.	
5.9b Presentation	
5.10a “Evaluating deep trench profile by Fourier Transform Infrared spectroscopy”	197
Mike Wang, Tony Cheng, Chung-I Chang, Tings Wang, ProMOS Technologies Inc.	
5.10b Presentation	
5.11a “FAROS – Fully Automated Robotic Sorter Cluster Use for Single Wafer Tracking in Semiconductor Manufacturing”	200
Frank Heinlein, and Andreas Kuehn, Infineon Technologies	
5.11b Presentation	
5.12a “Formation and Reduction of Embedded Contamination Defects Detected after FEOL Poly Patterning”	206
Chienfan Yu, Russ Arndt, Paul Ronsheim, Mary St. Lawrence, Hong Lin, Mary Zaitz, Bryant Colwill, John Bruley, IBM System & Technology Group, Gary Crispo, KLA-Tencor Corporation	
5.12b Presentation	

5.13a “Improving Gate Poly CD Bias Control Using Voltage Controller Interface”	211
Cindy Daigle, National Semiconductor	
5.13b Presentation	
5.14a “Infusion processing for advanced transistor manufacturing”	214
Wes Skinner, Matt Gwinn, John Hautala, Epion Corporation, Takashi Kuroi, Renesas Technology Corporation	
5.14b Presentation	
5.15a “Innovative Yield Modeling Using Statistics”	219
Kevin Anderson, Intel Corporation	
5.15b Presentation	
5.16a “Methods for Fast Yield Learning in A DRAM Wafer Fab using a Remote Packing and Test Site”	222
Robert Trahan, Richard Chapman, Nathan Gumaer, Winford Hill, Ana Bicho, Marco Gomes, Infineon Technologies	
5.16b Presentation	
5.17a “Novel Methods for Identification and Analysis of Various Yield Problems in Semiconductor Manufacturing”	227
Chang-Huhn Lee, Hyung-Dong Woo, Seok-Woo Hong, Jaeyun Moon, Kyu-Whan Chong, Seog-Hyee Kang, Jae-Cheol Lee, and Kyung-Seok Oh, Samsung Electronics	
5.17b Presentation	
5.18a “Optimization of Ultrasonic Cleaning for Erosion-Sensitive Microelectronic Components”	233
R. Nagarajan, M. Diwan, P. Awasthi, A. Shukla, P. Sharma, Indian Institute of Technology, M. Goodson, S. Awad, Crest Ultrasonics Corp.	
5.18b Presentation	
5.19a “Point-of-Use Ultra-Pure Water for Immersion Lithography”	238
Michael E. Clarke, Annie Xia, Joseph Smith, Bipin Parekh, Entegris Corporation	
5.19b Presentation	
5.20a “Si Crystallization Monitoring Using EBSD Technique”	244
Youngjee Yoon, Jungtaek Lim, ChungSam Jun, Samsung Electronics Co., LTD	
5.20b Presentation	
5.21a “Simulation Study of Robust Dispatching Algorithm for Mixed VLSI Manufacturing”	247
Kazuyuki Saito, University of Aizu	
5.21b Presentation	
5.22a “Throughput Enhancement in Electron Beam Direct Writing by Multiple-cell Shot Technique for Logic Devices”	253
Shohei Kosai, Ryoichi Inanami, Mototsugu Hamada, Shunko Magoshi, Fumitoshi Hatori, Toshiba Corp.	
5.22b Presentation	
5.23a “Single Electron Transistor Fabrication using Focused Ion Beam direct write technique”	257
P. Santosh Kumar Karre, Paul L. Bergstrom, Michigan Technological University, Mallik Govind and Shashi P. Karna, US Army Research Laboratory Weapons and Materials Directorate	
5.23b Presentation	
5.24a “Yield Improvement Using Fail Signature Detection Algorithm (FSDA)”	261
Anand Inani, Richard Burch, Joseph Kim, Brian Stine, PDF Solutions, Inc.	
5.24b Presentation	
Keynote Address: “From CMOS to NanoCMOS”	
Dr. Chenming Hu, TSMC Distinguished Chair Professor and Electrical & Computer Sciences, University of California, Berkeley	
Session 6 – Advanced Process Control	
6.1a “From Atoms and Molecules to Information and Knowledge: New Driving Forces in Manufacturing”	264
Eugene S. Meieran, Intel Corporation	
6.1b Presentation	
6.2a “Choosing Optimal Control structure for Run-to-Run Control – A thin Film Example”	272
Nital S. Patel and Ramkumar Rajagopal, Intel Corporation	
6.2b Presentation	

6.3a “First Look at Across-chip Performance Variation Using Non-Contact, Performance-Based Metrology”	278
Majid Babazadeh, José Estabil, Gloria Johnson, Nader Pakdaman, James Vickers, Gary Steinbrueck, τ -Metrix, Inc., Bertrand Borot, Wim Doedel, Jean Galvier, Crolles2 Alliance	
6.3b Presentation	

6.4a “Can You Reduce the Amount of CDs Measured, While Retaining the Required Sensitivity of Statistical Process Control (SPC)?”	284
Anna Eidelman, Tower Semiconductors Ltd, Dr. Jacqueling Asscher, Technion, Israel Institute of Technology	
6.4b Presentation	

Session 7 – Advanced Processing and Materials: Cleaning and Surface Preparation- sponsored by FSI International

7.1a “Post Implant Strip Optimization for 90nm and Beyond Technologies”	289
Nicholas C. M. Fuller, IBM Research, Anthony Santiago, Kevin Mello, Chienfan Yu, Steve Molis, IBM Systems and Technology	
7.1b Presentation	

7.2a “Single-Wafer vs. Batch Wet Surface Preparation in BEOL: a Comparison of Polymer Cleans using Inorganic Chemicals in Flash Memory Production”	292
Terri Couteau, Gary Dawson, John Halladay, Spansion Fab 25, Leo Archer, SEZ AG	
7.2b Presentation	

7.3a “The Use of Segregated Hydrofluoroethers in Semiconductor Wafer Processing”	296
Philip G. Clark and Lawrence A. Zazzera, 3M Electronics Markets Materials Division	
7.3b Presentation	

7.4a “Damage-Free Cryogenic Aerosol Clean Processes”	301
Hong Lin, Kelly Chioujones, Tim Freebern, Chienfan Yu, IBM Systems & Technology Group, Jeff Lauerhaas, FSI International	
7.4b Presentation	

Session 8: Factory Automation/Factory Dynamics – sponsored by BlueShift Technologies, Inc.

8.1a “AMHS Software Solutions to Increase Manufacturing System Performance”	306
Tony Wiethoff and Casey Swearingen, Intel Corporation	
8.1b Presentation	

8.2a “Cycle Time Perspectives for Small Transfer Batch Size”	312
D. Rex Wright and Tom Chang, Asyst Technologies, Inc.	
8.2b Presentation	

8.3a “MES Validation using FAB-wide Equipment Simulation”	316
Khiam Wei Ow and Chih Chuan Shih, OpenIntegration Pte Ltd., Aik Giap Koh and Hwee Kiang Khoo, Infineon Technologies AG	
8.3b Presentation	

8.4a “Cycle Time Approximations for the G/G/m Queue Subject to Server Failures and Cycle Time Offsets with Applications”	322
James R. Morrison, Central Michigan University, Donald P. Martin, IBM Corporation	
8.4b Presentation	

Session 9 – Defect Inspection

9.1a “Detection of Resistive Shorts and Opens using Voltage Contrast Inspection”	327
Oliver D. Patterson, Horatio Wildman, IBM Corporation, Doron Gal, Kevin Wu, KLA-Tencor Corporation	
9.1b Presentation	

9.2a “Early detection of crystal defects in the device process flow by electron beam inspection”	334
O. Moreau, A. Kang, KLA-Tencor, V. Mantovani, I. Mica, M.L. Polignano, L. Avaro, C. Pastore, G. Pavia, ST Microelectronics	
9.2b Presentation	

9.3a “Flash FEOL Edge Defectivity-Ultra Thin Co_xSi_y Fiber Defectivity Detection, Characterizations, Root Cause Identification and Fixes to Eliminate Failures at Sort Yield”	340
Laura Pressley, Freescale Semiconductor, Mike Meyer, Dan Sutton, Mike Covert, Chris Raeder, Chris Foster, Spansion, LLC, David Price, KLA-Tencor Corp.	
9.3b Presentation	

9.4a “Robust Defect Detection System Using Double Reference Image Averaging for High Throughput SEM Inspection Tool”	347
Takashi Hiroi, Hitachi High-Technologies Co., Hirohito Okuda, Hitachi Ltd.	
9.4b Presentation	

Session 10 – Human Resources Development

10.1a “Developing Project and Program Managers: A Blended Learning Approach	353
Thomas A. Carbone, Fairchild Semiconductor	
10.1b Presentation	

10.2a “Blended Learning – Neither Shaken nor Stirred”	358
Bob Simington, CPT, Intel Corporation	
10.2b Presentation	

10.3a “Corporate Partnerships Establish an Asynchronous Learning Initiative with the University of the Philippines, College of Engineering	362
Ma Cristina Saquilayan, Joselito Tulao, Maria Teresa Benitez, Intel Technology Philippines Inc., Tomas Hall, Randal P. Jensen, PHD, Intel Corporation, Norbert S. Que, PHD, College of Engineering, University of the Philippines	
10.3b Presentation	

10.4a “Novel Sustainable and Structured Model, System and Methodology for Engineering Competency Development”	367
Ronnie Choo Hean Ng, Sook Chien Chan, Victor Kam Kien Wong, Intel Technology Sdn. Bhd. (Malaysia)	
10.4b Presentation	

Keynote Address: “Challenges and Opportunities for Volume Manufacturing at 65nm and Beyond”
 Dr. Venu Menon, Vice President and CMOS1 Manager, Silicon Technology Development, Texas Instruments, Inc.

Session 11- Yield/Productivity Concerns for the Future

11.1a “Smaller is Better? Maximization of Good Chips per Wafer by Co-Optimization of Yield and Chip Area”	372
Hanno Melzner, Infineon Technologies AG	
11.1b Presentation	

11.2a “A New Category of Particles at 65nm Technology and Below”	380
Dieter Rathei, DR YIELD software & solutions, Andreas Neuber, M + W Zander	
11.2b Presentation	

11.3a “Semi-quantitative Analysis Techniques for AMC Monitoring”	383
Mei Leng Kwan, See Boon Tan, STMicroelectronics, Chris Muller, Purafil, Inc., Raymond Thomas, Lighthouse Worldwide Solutions	
11.3b Presentation	

Session 12 – Cost Reduction, Equipment Reliability and Productivity – sponsored by AMCG USA

12.1a “Semantically Enabled Media in Equipment Service Documentation Leads to Lower Cost Operations”	391
Cort Keller, Dan Peters, Eduardo Gamez, Intel Corporation	
12.1b Presentation	

12.2a “The Effect of Wafer Substrate Resistance on Inter Poly Oxide Thickness Variation”	395
Janet M. Towner and John J. Naughton, AMI Semiconductor, Inc.	
12.2b Presentation	

12.3a “A Best Known Method for Forming a Multi-Fab Cost Reduction Infrastructure and Applying Innovative Cost Reduction Techniques in Diffusion”	400
Harel Hershovitz, Intel Electronics Ltd., Manoj Batra, Intel Corporation	
12.3b Presentation	

Session 13- Yield Enhancement/Yield Modeling: A Comprehensive Yield Approach

13.1a “The Grand Pareto: A Methodology for Identifying and Quantifying Yield Detractors in a Technology for Volume Semiconductor Manufacturing”	405
Zachary Berndlmaier, Jonathan Winslow, Rao Desineni, Alisa Blauberg, Benjamin Chu, IBM 300mm Semiconductor Characterization Organization	
13.1b Presentation	

13.2a “High Volume Manufacturing Ramp In 90nm Dual Stress Liner Technology”	411
R. Gehres, R. Malik, R. Amos, J. Brown, S. Butt, A. Chan, C. Collins, B. Colwill, B. Davies, A. Gabor, N. Le, P. Lindo, K. Mello, E. Meyette, V. Nastasi, J. Patrick, A. Piper, D. P. Prakash, T. Rust, A. Santiago, T. Su, R. Van Roijen, M. Rutten, D. Slisher, B. Tessier, J. Tetzloff, D. Wehella-Gamage, R. Wise, Q. Yang, C. Yu, R. Divakaruni, G. Goth, IBM Systems & Technology Group	
13.2b Presentation	
13.3a “Yield Improvement Using a Fast Product Wafer Level Monitoring System”	417
Christopher Hess, Irfan Saadat, Anand Inani, Yun Lin, Hideki Matsuhashi, Michele Squicciarini, Ron Lindley, Nobuchika Akiya, PDF Solutions Inc., Edward F. Kaste, IBM Microelectronics	
13.3b Presentation	
13.4a “Deep Trench Resistance and leakage Reduction – Poly1 Doping Process Optimization in High Volume DRAM Manufacturing for 300mm Factory”	423
Min-Soo Kim, William Cooper, Brian Simonson, David Ricks, Eric McDaniel, Roderick Miller, Richard Chapman, Thomas Taylor, Robert Fuller, Infineon Technologies Richmond	
13.4b Presentation	
Session 14 - Cost Reduction, Equipment Reliability and Productivity	
14.1a “New Tool for Targeting Energy Improvements in Semiconductor Manufacturing Equipment”	428
Phil Naughton, Freescale Semiconductor, Assignee at International SEMATECH Manufacturing Initiative	
14.1b Presentation	
14.2a “Prognostic/Diagnostic Health Management System (PHM) for Fab Efficiency”	433
Chin Sun, Quality Wise Knowledge Solutions, Kevin Nguyen and Long Vu, Global CyberSoft, Scott G. Bisland, SEMATECH/ ATDF Inc.	
14.2b Presentation	
14.3a “An Empirical Study of Photomask Manufacturing Productivity”	439
C. Neil Berglund, Charles M. Weber, Cesar Castilla, Portland State University	
14.3b Presentation	
14.4a “Daily Indicator Review Team (DIRT)”	446
Dimas Camacho, Dave Newlon, Anthony Murphy, Mike Moran, Intel Corporation	