

# **2006 IEEE Design and Diagnostics of Electronic Circuits and Systems**

**Prague, Czech Republic  
18-21 April 2006**



**IEEE Catalog Number:  
ISBN:**

**06EX1307  
1-4244-0184-4**

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number: 06EX1307  
ISBN: 1-4244-0184-4  
Library of Congress: 2006920856

**Additional Copies of This Publication Are Available from:**

IEEE Service Center  
445 Hoes Lane  
Piscataway, NJ 08854  
IEEE Service Center  
445 Hoes Lane  
Piscataway, NJ 08854  
Phone: (800) 678-IEEE  
(732) 981-1393  
Fax: (732) 981-9667  
E-mail: [customer-service@ieee.org](mailto:customer-service@ieee.org)

## Table of Contents

<b>A Hybrid Genetic Algorithm for Constrained Hardware-Software Partitioning</b> .....	1
Pierre-André Mudry, Guillaume Zufferey, Gianluca Tempesti	
<b>Minimization of Large State Spaces Using Symbolic Branching Bisimulation</b> .....	7
Ralf Wimmer, Marc Herbstritt, Bernd Becker	
<b>Automatic Identification of Timing Anomalies for Cycle-Accurate Worst-Case Execution Time Analysis</b> .....	13
Jochen Eisinger, Ilia Polian, Bernd Becker, Alexander Metzner, Stephan Thesing, Reinhard Wilhelm	
<b>A Low Power 2.5 Gbps 1:32 Deserializer in SiGe BiCMOS Technology</b> .....	19
F. Tobajas, R. Esper-Chaín, R. Regidor, O. Santana, R. Sarmiento	
<b>Six Subthreshold Full Adder Cells Characterized in 90 nm CMOS Technology</b> .....	25
Kristian Granhaug, Snorre Aunet	
<b>A Low Complexity, High Speed, Regular and Flexible Reed Solomon Decoder for Wireless Communication</b> .....	31
Abid Rashid, Frank H.P. Fitzek, Ole Olsen, Yannick Le Moullec, Morten Gade	
<b>Comprehensive Design of a High Frequency PLL Synthesizer for ZigBee Application</b> .....	37
András Timár, Ábel Vámos, György Bognár	
<b>A Contextual Resources Use: a Proof of Concept Through the APACHES' Platform</b> .....	42
Alex Nguouanga, Gilles Sassatelli, Lionel Torres, Thierry Gil, André Soares, Altamiro Susin	
<b>LEON-2: General Purpose Processor for a Wireless Engine</b> .....	48
Z. Stamenković, C. Wolf, G. Schoof, J. Gaisler	
<b>ReCoM: A new Reconfigurable Compute Fabric Architecture for Computation-Intensive Applications</b> .....	52
L. Sterpone, M. Violante	
<b>Impact of Shared Instruction Memory on Performance of FPGA-based MP-SoC Video Encoder</b> .....	57
Ari Kulmala, Erno Salminen, Olli Lehtoranta, Timo D. Hämäläinen, Marko Hännikäinen	
<b>Parallel Memory Architecture for Arbitrary Stride Accesses</b> .....	63
Eero Aho, Jarno Vanne, Timo D. Hämäläinen	
<b>Architecture Design for the Context Formatter in the H.264/AVC Encoder</b> .....	69
Grzegorz Pastuszak	
<b>Recognition of DRM signal in Frequency Domain and Hardware Demands</b> .....	71
Lukáš Ručkay	

<b>ISA Based Functional Test Generation with Application to Self-Test of RISC Processors</b> .....	73
V.V. Belkin, S.G. Sharshunov	
<b>How to Improve a Set of Design Validation Data by Using Mutation-Based Test</b> .....	75
Youssef Serrestou, Vincent Beroulle, Chantal Robach	
<b>Design and Verification Methodology for Reconfigurable Designs in Atmel FPLIC</b> .....	77
Jiří Kadlec, Martin Daněk	
<b>Die Attach Quality Testing by Fully Contact-Less Measurement Method</b> .....	79
György Bognár, Gyula Horváth, Zoltán Szócs, Vladimír Székely	
<b>A Flexible Technique for the Automatic Design of Approximate String Matching Architectures</b> .....	81
Tomáš Martínek, Jan Kořenek, Otto Fučík, Matej Lexa	
<b>Novel Logic Circuits Controlled by Vdd</b> .....	83
Lukáš Sekanina, Lukáš Stareček, Zdeněk Kotásek	
<b>Design of a Scalable Asynchronous Dataflow Processor</b> .....	85
Harri Lampinen, Pauli Perälä, Olli Vainio	
<b>Embedded Built-In-Test Detection Circuit for Radio Frequency Systems and Circuits</b> .....	87
Guoyan Zhang, Ronan Farrell	
<b>Test Scheduling for SOC Under Power Constraints</b> .....	89
Jaroslav Škarvada	
<b>Self-refreshing Multiple Valued Memory</b> .....	92
Johannes Goplen Lomsdalen, Renè Jensen, Yngvar Berg	
<b>Comparing Subtraction-Free and Traditional AMI</b> .....	95
Jiří Buček, Róbert Lórencz	
<b>Dependability Computation for Fault Tolerant Reconfigurable Duplex System</b> .....	98
Pavel Kubalík, Radek Dobiáš, Hana Kubátová	
<b>A New 6-bit Flash A/D Converter using Novel Two-Step Structure</b> .....	101
Shih-Chang Hsia, Wen-Ching Lee	
<b>A Novel Design Evaluation Concept Applied to Switched-Current Algorithmic A/D Converters</b> .....	106
Ondřej Šubrt, Pravoslav Martinek	
<b>Behavioral Modeling of WCDMA Transceiver with VHDL-AMS Language</b> .....	111
Yves Joannon, Vincent Beroulle, Rami Khouri, Chantal Robach, Smail Tedjimi, Jean-Louis Carbonero	
<b>A Sinewave Analyzer for Mixed-Signal BIST Applications in a 0.35 <math>\mu\text{m}</math> Technology</b> .....	117
Manuel J. Barragán, Diego Vázquez, Adoración Rueda	

<b>Lissajous Based Mixed-Signal Testing for N-Observable Signals</b> .....	123
L. Balado, E. Lupon, L. García, R. Rodríguez-Montañés, J. Figueras	
<b>PC Data Preprocessing for Neural Network-Based Detection of Parametric Defects in Analog IC</b> .....	129
P. Malošek, V. Stopjaková	
<b>Productivity and Code Quality Improvement of Mixed-Signal Test Software by Applying Software Engineering Methods</b> .....	134
Stefan Vock, Ulrich Flogaus, Hans Martin von Staudt	
<b>On the Use of Information Redundancy When Designing Secure Chips</b> .....	139
R. Leveugle, V. Maingot	
<b>PE-ICE: Parallelized Encryption and Integrity Checking Engine</b> .....	141
R. Elbaz, L. Torres, G. Sassatelli, P. Guillemain, M. Bardouillet	
<b>Normal Basis Multipliers of General Digit Width Applicable in ECC</b> .....	143
Martin Novotný, Jan Schmidt	
<b>Statistical Model for Logic Errors in CMOS Digital Circuits for Reliability-Driven Design Flow</b> .....	145
Mohamed Abbas, Makoto Ikeda1, Kunihiro Asada	
<b>Run-Time Debugging and Monitoring of FPGA Circuits Using Embedded Microprocessor</b> .....	147
Aki Penttinen, Rafal Jastrzebski, Riku Pöllänen, Olli Pyrhönen	
<b>An Optimal Lower-Bound Algorithm for the High-Level Synthesis Scheduling Problem</b> .....	149
Pu Geguang, He Jifeng, Qiu Zongyan	
<b>A System for Transforming an ANSI C Code with OpenMP Directives into a SystemC Description</b> .....	151
P. Dziurzanski, W. Bielecki, K. Trifunovic, M. Kleszczonek	
<b>Low Level Bus Traffic Replay for the Test of Time-Triggered Communication Systems</b> .....	153
Eric Armengaud	
<b>A Unique March Test Algorithm for the Wide Spread of Realistic Memory Faults in SRAMs</b> .....	155
A. Benso, A. Bosio, S. Di Carlo, G. Di Natale, P. Prinetto	
<b>Hardware/Software Based Hierarchical Self Test for SoCs</b> .....	157
R. Kothe, C. Galke, S. Schultke, H. Fröschke, S. Gaede, H. T. Vierhaus	
<b>Power-Constrained, Sessionless SOC Test Scheduling Based on Exploration of I-Schedule State-Space</b> .....	159
Josef Strnadel	
<b>Design-for-Test of Asynchronous Networks-on-Chip</b> .....	161
Xuan-Tu Tran, Vincent Berouille, Jean Durupt, Chantal Robach, François Bertrand	
<b>Can Clock Faults Be Detected Through Functional Test?</b> .....	166
C. Metra, D. Rossi, M. Omaña, J.M. Cazeaux, TM Mak	

<b>A Modified Debugging Infrastructure to Assist Real Time Fault Injection Campaigns</b> .....	172
André V. Fidalgo, Gustavo R. Alves, José M. Ferreira	
<b>Low-Cost Concurrent Error Detection for FSMs Implemented Using Embedded Memory Blocks of FPGAs</b> .....	178
Andrzej Krasniewski	
<b>Fault-tolerant 2-D Mesh Network-On-Chip for Multi-Processor Systems-on-Chip</b> .....	184
Heikki Kariniemi, Jari Nurmi	
<b>A Flexible SoPC-based Fault Injection Environment</b> .....	190
P. Vanhauwaert, R. Leveugle, P. Roche	
<b>Generation and Propagation of Single Event Transients in CMOS Circuits</b> .....	196
Gilson I Wirth, Michele G Vieira, Egas Henes Neto, Fernanda L Kastensmidt	
<b>Concurrent Testing of Digital Circuits for Advanced Fault Models</b> .....	202
S Biswas, S Mukhopadhyay, A Patra, D Sarkar	
<b>Embedded Self Repair by Transistor and Gate Level Reconfiguration</b> .....	208
René Kothe, Heinrich T. Vierhaus, Torsten Coym, Wolfgang Vermeiren, Bernd Straube	
<b>Probabilistic Testability Analysis and DFT Methods at RTL</b> .....	214
José M. Fernandes, Marcelino B. Santos, Arlindo L. Oliveira, João C. Teixeira	
<b>An Extension of Transient Fault Emulation Techniques to Circuits with Embedded Memories</b> .....	216
Mario García-Valderas, Marta Portela-García, Celia López-Ongil, Luis Entrena	
<b>Optimal Memory Address Seeds for Pattern Sensitive Faults Detection</b> .....	218
S.V. Yarmolik, B. Sokol	
<b>Evolutionary Design of OAB and AAB Communication Schedules for Networking Systems on Chips</b> .....	220
Jiří Jaroš, Václav Dvořák	
<b>Collective Communication AAB for Regular and Irregular Topology Based on Prediction of Conflicts</b> .....	222
Miloš Ohlídal, Josef Schwarz	
<b>A Switch Supporting Circuit and Packet Switching for On-Chip Networks</b> .....	224
Hsin-Chou Chi, Chia-Ming Wu, Sung-Tze Wu	
<b>FPGA Implementation of a Fast MDCT Algorithm</b> .....	226
Martin Šimlašík, Peter Malík, Tomáš Pikula, Marcel Baláž	
<b>Detection, Localisation and Identification of Interconnection Faults Using MISR Compactor</b> .....	228
T. Garbolino, M. Kopec, K. Gucwa, A. Hlawiczka	
<b>Test Considerations about the Structured ASIC Paradigm</b> .....	230
P. Bernardi, M. Grosso	

<b>A Leakage-Based Random Bit Generator with On-line Fault Detection</b> .....	232
Marco Bucci, Raimondo Luzzi	
<b>New Current Monitor Using Auto Zero Voltage Comparator for IDD Testing of Mixed-signal Circuits</b> .....	234
Vladislav Nagy, Viera Stopjaková	
<b>A Core Generator for Multi-ALU Processors Utilized in Genetic Parallel Programming</b> .....	236
Zbyšek Gajda	
<b>SOC Diagnostic Design Using RESPIN Architecture</b> .....	239
Zbyněk Mader, Michal Jarkovský	
<b>Dynamic Decimal Adder Circuit Design by Using the Carry Lookahead</b> .....	242
Younggap You, Yong Dae Kim, Jong Hwa Choi	
<b>Multiple Valued Counter</b> .....	245
Johannes Goplen Lomsdalen , Renè Jensen, Yngvar Berg	
<b>HW Implementation of the Backtrace Algorithm with Conflict-Driven Dynamic Reconfiguration]</b> .....	248
Martin Šťáva, Ondřej Novák	
<b>Sensor Powering with Integrated MOS Compatible Solar Cell Array</b> .....	251
Gergely Perlaky, Gábor Mezösi, Imre Zolomy	
<b>March Pre: an Efficient Test for Resistive-Open Defects in the SRAM Pre-charge Circuit</b> .....	254
Luigi Dilillo, Patrick Girard, Serge Pravossoudovitch, Arnaud Virazel	
<b>Minimal March-Based Fault Location Algorithm with Partial Diagnosis for All Static Faults in Random Access Memories</b> .....	260
G. Harutunyan, V.A. Vardanian, Y. Zorian	
<b>Multiple-Vector Column-Matching BIST Design Method</b> .....	266
Petr Fišer, Hana Kubátová	
<b>FPGA-based Fault Simulator</b> .....	272
Leoš Kafka, Ondřej Novák	
<b>Functional-oriented BIST of Sequential Circuits Aiming at Dynamic Faults Coverage</b> .....	277
F. Guerreiro, J. Semião, A. Pierce, M. B. Santos, I. M. Teixeira	
<b>FITTest BENCH06: A New Set of Benchmark Circuits Re.ecting Testability Properties</b> .....	283
Tomáš Pečenka, Zdeněk Kotásek, Lukáš Sekanina	