IWJT-2006

Extended Abstracts of the Sixth International Workshop on Junction Technology

May 15-16, 2006, Shanghai, China

Editors:

Yu-Long Jiang

Guo-Ping Ru

Xin-Ping Qu

Bing-Zong Li

IEEE Press

Extended Abstracts of
the Sixth International Workshop on Junction Technology (IWJT-2006)

Papers have been printed without editing as received from the authors.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright ©2006 by the Institute of Electrical and Electronics Engineers, Inc.

Print Version
IEEE Catalog Number: 06EX1256
ISBN: 1-4244-0047-3
Library of Congress: 2005936598

CD-ROM Version
IEEE Catalog Number: 06EX1256C
ISBN: 1-4244-0048-1

IEEE Operations Center
445 Hoes Lane
Piscataway, NJ 08854-4150
USA
+1 800 678 IEEE (+1 800 678 4333)
+1 732 981 1393
+1 732 981 9667 (FAX)
email: customer-service@ieee.org

Contents

Plenary

K1 **MUGFET - alternative transistor architecture for 32 nm CMOS generation (Keynote)** 1
M. Jurczak, N. Collaert, R. Rooyackers, A. Kottantharayil, A. Dixit, I. Ferain, T. San, N-J. Son, D. Lenoble, P. Zimmerman, A. De Keersgieter, K. Von Arnim, J. Ramos, A. Mercha, and P. Verheyen
IMEC, Belgium

K2 **China for semiconductor equipment supplier (Keynote)** 2
Nobuo Nagai
Nissin Ion Equipment Co., Ltd., Japan

K3 **Recent development of semiconductor technology in China (Keynote)** 3
Qing-Tang Jiang
Shanghai Hua Hong NEC Electronics Ltd., China

Doping Technology

1.1 **45 nm node p^+ USJ formation with high dopant activation and low damage (Invited)** 4
John Borland[1], Seiichi Shishiguchi[2], Akira Mineji[2], Wade Krull[3], Dale Jacobson[3], Masayasu Tanjyo[4], Wilfried Lerch[5], Silke Paul[5], Jeff Gelpey[5], Steve McCoy[5], Julien Venturini[6], Michael Current[7], Vladimir Faifer[7], Robert Hillard[8], Mark Benjamin[8], Tom Walker[9], Andrzej Buczkowski[9], Zhiqiang Li[9], and James Chen[10]
[1]J.O.B Technologies; [2]NEC Electronics Corp.; [3]SemEquip; [4]Nissin Ion Equipment; [5]Mattson Technology; [6]Sopra Optical Solutions; [7]Frontier Semiconductor; [8]Solid State Measurements; [9]Accent Optical Technologies; [10]Four Dimensions

1.2 **Shallow junctions in silicon via low thermal budget processing (Invited)** 10
B. J. Sealy[1], A. J. Smith[1], T. Alzanki[2], N. Bennett[1], L. Li[1], C. Jeynes[1], B. Colombeau[3], E. J. H. Collart[4], N.G. Emerson[1], R. M. Gwilliam[1], and N. E. B. Cowern[1]
[1]University of Surrey, UK; [2]Kuwait-Alsurra, Kuwait; [3]Chartered Semiconductor Manufacturing Ltd., Singapore; [4]Applied Materials UK Ltd.,UK

1.3 **Control of both number and position of dopant atoms in semiconductors by single ion implantation (Invited)** 16
Takahiro Shinada, Tomonori Kurosawa, Takahiro Kobayashi, Hideki Nakayama, and Iwao Ohdomari
Waseda University, Japan

1.4	**Precision implant requirements for SDE junction formation in sub-65 nm CMOS devices (Invited)** Yuri Erokhin and Jinning Liu Varian Semiconductor Equipment Associates, USA	21
1.5	**Minimizing pattern dependency in millisecond annealing (Invited)** Lucia M. Feng, Yun Wang, and David A. Markle Ultratech, Inc., USA	25
1.6	**High quality ion implanter; EXCEED3000AH-Nx for 45 nm beyond I/I process <beam size and angle> (Invited)** Masayasu Tanjyo, Shigeki Sakai, Tadashi Ikejiri, Kohei Tanaka, Yuji Koga, Tomoaki Kobayashi, Takao Matsumoto, Makoto Nakaya, Yasuhiro Kibi, Takatoshi Yamashita, Tsutomu Nagayama Nariaki Hamamoto, Sei Umisedo, Satoru Yuasa, Masao Naito, and Nobuo Nagai Nissin Ion Equipment Co., Ltd., Japan	31
1.7	**Simulating enhanced diffusion and activation of boron by atomistic model (Invited)** Min Yu[1], Xiao Zhang[1], Liming Ren[1], Huihui Ji[1], Kai Zhan[1], Ru Huang[1], Xing Zhang[1], Yangyuan Wang[1], Jinyu Zhang[2], and Hideki Oka[3] [1]Peking University, China; [2]Fujitsu R&D Center Co. Ltd., China; [3]Fujitsu Laboratories Ltd., Japan	36
1.8	**Maximizing boron activation in solid phase epitaxy – A case of implant choice and RTP processing** Klaus Funk[1], Kurt Verheyden[1], Wade Krull[2], Xavier Pages[1], Jeroen v. Hapert[1], Ernst Granneman[1] [1]ASM Europe, Netherlands; [2]SemEquip, USA	40
1.9	**Self-amorphizing gas cluster ion beam technology and combination with laser spike anneal for highly scaled source drain junction** Ho Lee[1], Hwa Sung Rhee[1], Tetsuji Ueno[1], Myung Sun Kim[1], Ji Hye Yi[1], Hans S. Cho[2], Youngsu Chung[2], Seulgi Kim[2] Hion Suck Baik[2], Lucia Feng[3], Yun Wang[3], John Hautala[4], Wesley Skinner[4], Geum-Jong Bae[1], Nae-In Lee[1], and Ho-Kyu Kang[1] [1]Samsung Electronics Co., Ltd., Korea; [2]SAIT, Korea; [3]Ultratech, Inc., USA; [4]Epion Corp.,USA	44
1.10	**Characteristics of ultrashallow p^+/n junction prepared cluster boron ($B_{18}H_{22}$) ion implantation and excimer laser annealing** Sungho Heo[1], Seokjoon Oh[1], Musarrat Hasan[1], H.T. Cho[2], W.A. Krull[2], and Hyunsang Hwang[1]	48

[1]Gwang-Ju Institute of Science and Technology, Korea; [2]SemEquip, Inc, USA

1.11 **Modeling and simulation of fluorine related diffusion in silicon** 50
Jinyu Zhang[1], Yoshio Ashizawa[2], and Hideki Oka[2]
[1]Fujitsu R&D Center Co., Ltd., China; [2]Fujitsu Laboratories Ltd., Japan

1.12 **Molecular dynamic simulation on boron cluster implantation for shallow junction formation** 54
Li Yuan[1], Wei Li[1], Min Yu[1], Huihui Ji[1], Liming Ren[1], Ru Huang[1], Xing Zhang[1],Yangyuan Wang1, Jinyu Zhang[2] and Hideki Oka[3]
[1]Peking University, China; [2]Fujitsu R&D Center Co. Ltd., China; [3]Fujitsu Laboratories Ltd., Japan

1.13 **Physical Model for Surface Annihilation of Silicon Interstitials during Annealing** 58
Xiao Zhang, Min Yu, Kai Zhan, Liming Ren, Ru Huang, Xing Zhang, and Yangyuan Wang
Peking University, China

Junction for CMOS Devices

2.1 **Junction specifications for the 45 nm node (Invited)** 62
W. J. Taylor and E. Verret
Freescale Semiconductor, USA

2.2 **Device performance evaluation of PMOS devices fabricated by B_2H_6 PIII/PLAD process on poly-Si gate doping (Invited)** 68
Shu Qin and Allen McTeer
Micron Technology, Inc., USA

2.3 **FINFET device junction formation challenges (Invited)** 73
Daniel Pham[1,2], Larry Larson[1], and Ji-Woon Yang[1]
[1]International SEMATECH, USA; [2]Freescale Semiconductor Assignee, USA

2.4 **The junction challenges in the FinFETs device (Invited)** 78
Damien Lenoble[1], Gerben Doornbos[2], An de Keersgieter[3], Bartek Pawlak[2], Wilfried Vandervorst[3], Malgorzata Jurczak[3], and Thomas Skotnicki[1]
[1]STMicroelectronics,France; [2]Philips Research Leuven, Belgium; [3]IMEC, Belgium

2.5 **Ultra shallow junction and super steep halo formation using carbon co-implantation for 65 nm high performance CMOS devices** 84
Akira Mineji and Seiichi Shishiguchi
NEC Electronics Corporation, Japan

2.6 **Advantageous decaborane ion implantation for ultra-shallow junction of PMOSFETs compared with boron monomer implantation into germanium preamorphized layer** 88
Takayuki Aoyama[1], Sei Umisedo[2], Nariaki Hamamoto[2], Tsutomu Nagayama[2], and Masayasu Tanjyo[2]
[1]Fujitsu Laboratories Ltd., Japan; [2]Nissin Ion Equipment Co., Ltd., Japan

2.7 **Feasibility study of solid-phase epitaxial regrowth (SPER) as an ultra-shallow junction (USJ) technology for high-performance CMOS devices** 92
T. Miyashita[1], K. Ookoshi[2], K. Okabe[2], H. Minakata[1], K. Suzuki[1], and T. Aoyama[1]
[1] Fujitsu Laboratories Ltd., Japan; [2]Fujitsu Limited, Japan

Characterization

3.1 **Issues of ultrashallow junction for sub-50 nm gate length transistors: metrology, dopant loss, and novel electrostatic junction (Invited)** 96
G. H. Buh, T. Park, G. H. Yon, S. J. Hong , Y. J. Jee, S. B. Kim, J. S. Lee, C. W. Ryoo, J. R.Yoo, J. W. Lee, Y. G. Shin, U-In Chung, and J. T. Moon
Samsung Electronics Co., Ltd., Korea

3.2 **A new method for mapping ultra-shallow junction leakage currents** 100
James T C Chen, Tatiana Dimitrova and Dimitar Dimitrov
Four Dimensions, Inc., USA

3.3 **Direct observation of 2-D dopant profiles of MOSFETs activated by millisecond anneal** 104
K. Adachi[1], K. Ohuchi[1], N. Aoki[1], H. Tanimoto[1], H. Tsujii[1], P. Eyben[2], D. Vanhaeren[2], W. Vandervorst[2], K. Ishimaru[1], and H. Ishiuchi[1]
[1]Toshiba Corporation, Japan; [2]IMEC, Belgium

3.4 **Reproducible and high-resolution analysis on ultra-shallow-junction CMOSFETs by scanning spreading resistance microscopy** 108
L. Zhang. K. Ohuchi, K. Adachi, K. Ishimaru, M. Takayanagi, and N. Fukushima
Toshiba Corporation, Japan

3.5 **Electrical characterization of residual bulk defects after laser annealing of implanted shallow junctions** 112
S. Liu, V. Gonda, T. L. M. Scholtes, and L. K. Nanver
Delft University of Technology, Netherlands

3.6 **Hard X-ray photoelectron spectroscopy (HX-PES) study on chemical binding states of ultra shallow plasma-doped silicon layer for the application of advanced ULSI devices** 116

C. G. Jin[1], Y. Sasaki[1], K. Okashita[1], H. Tamura[1], H. Ito[1], B. Mizuno[1], T. Okumura[2], M. Kobata[3], J. J. Kim[3], E. Ikenaga[3], and K. Kobayashi[3]
[1]Ultimate Junction Technologies Inc., Japan; [2]Matsushita Electric (Panasonic), Japan; [3]Japan Synchrotron Radiation Research Institute (JASRI/SPring-8), Japan

3.7 **ECV profiling of ultra-shallow junction formed by plasma doping** 120
Hui-Zhen Wu[1], Guo-Ping Ru[1], C. G. Jin[2], B. Mizuno[2], Yu-Long Jiang[1], Xin-Ping Qu[1], and Bing-Zong Li[1]
[1]Fudan University, China; [2]Ultimate Junction Technologies Inc., Japan

3.8 **A 3D pn junction structure for radiation energy conversion chip** 123
Jinlong Li[1], Shaohui Xu[1], Xin-Ping Qu[2], Guo-Ping Ru[2], Zhengyin Yu[3], Weili Liu[3], Zhitang Song[3], and Lianwei Wang[1, 3]
[1]East China Normal University, China; [2]Fudan University, China; [3]Shanghai Institute of Microsystem and Information Technology, CAS, China

Silicide and Schottky S/D MOSFET

4.1 **Nickel SALICIDE process technology for CMOS devices of 90 nm node and beyond (Invited)** 127
J. P. Lu, D. S. Miles, J. DeLoach, D. F. Yue, P. J. Chen, T. Bonifield, S. Crank, S.F. Yu, F. Mehrad, Y. Obeng, D. A. Ramappa, D. Corum, R. L. Guldi, L. S. Robertson, X. Liu, L. H. Hall, Y. Q. Xu, B. Y. Lin, A. J. Griffin, Jr., F. S. Johnson, T. Grider, D. Mercer, and C. Montgomery
Texas Instruments, USA

4.2 **Nanoscale metal silicides (Invited)** 134
L.J. Chen, W.W. Wu, S.Y. Chen, and H.C. Chen
National Tsing Hua University, Taiwan, China

4.3 **Importance of science in silicide technology for next technology node SoC (Invited)** 139
Kyoichi Suguro
Toshiba Corporation, Japan

4.4 **Thermal immune NiSi technology for nano-scale CMOSFETs (Invited)** 143
Hi-Deok Lee[1], Soon-Young Oh[1], Yong-Jin Kim[1], Won-Jae Lee[1], In-Shik Han[1], Ihl-Hyun Cho[2], Sung-Bo Hwang[2], and Jong-Gun Lee[2]
[1]Chungnam National University, Korea; [2]MagnaChip Semiconductor, Korea

4.5 **Tuning of Schottky barrier heights by silicidation induced impurity segregation (Invited)** 147

Q. T. Zhao, M. Zhang, J. Knoch, and S. Mantl
Institut für Schichten und Grenzflächen, Germany

4.6 **Integration and performance of Schottky junction SOI devices (Invited)** 153
Emmanuel Dubois and Guilhem Larrieu
CNRS, France

4.7 **Schottky source/drain MOSFETs on SiGe on insulator with high-K gate dielectric and TaN gate electrode (Invited)** 160
Fei Gao[1,2], Rui Li[1], D. Z. Chi[2], S. Balakumar[3], Chih-Hang Tung [3], and S. J. Lee[1]
[1]National University of Singapore, Singapore; [2]Institute of Materials Research Engineering, Singapore; [3]Institute of Microelectronics Engineering, Singapore

4.8 **Material and electrical characterization of Ni- and Pt-germanides for p-channel germanium Schottky source/drain transistors (Invited)** 164
H. B.Yao[1,2], C. C. Tan[1], S. L. Liew[1], C. T. Chua[1], C. K. Chua[1], R. Li[2], R. T. P. Lee[1,2], S. J. Lee[2], and D.Z. Chi[1]
[1]Institute of Materials Research and Engineering, Singapore; [2]National University of Singapore, Singapore

4.9 **Self-organized (111) faceted $NiSi_2$ source and drain for advanced SOI MOSFETs (Invited)** 170
Nobuyuki Mise[1], Yukimune Watanabe[1], Shinji Migita[1], Toshihide Nabatame[1], Hideki Satake[1], and Akira Toriumi[1,2]
[1]MIRAI-ASET, Japan; [2]University of Tokyo, Japan

4.10 **Improvement of thermal stability of nickel silicide using N_2 ion implantation prior to nickel film deposition** 176
K. Kashihara, T.Yamaguchi, T.Okudaira, T.Tsutsumi, K.Maekawa, K.Asai, and M.Yoneda
Renesas Technology Corporation, Japan

4.11 **A study of nickel silicide formed on SOI substrate with different Ni/Co thicknesses for nano-scale CMOSFET** 180
Soon-Yen Jung, Soon-Young Oh, Yong-Jin Kim, Won-Jae Lee,Ying-Ying Zhang, Zhun Zhong, and Hi-Deok Lee
Chungnam National University, Korea

4.12 **Formation and thermal stability characteristics of Ni silicide on boron cluster ($B_{18}H_{22}$) implanted source/drain** 184
W. J. Lee[1], S. Y. Oh[1], Y. J. Kim[1], Y. Y. Zhang[1], Z. Zhong[1], S. Y. Jung[1], H. H. Ji[1], K. J. Hwang[2], Y. C. Kim[3], H. T. Cho[4], W. A. Krull[4], J. S. Wang[1], and H.D. Lee[1]

[1]Chungnam National University, Korea; [2]MagnaChip Semiconductor Ltd., Korea; [3]Korea University of Technology and Education, Korea; [4]SemEquip, Inc., USA

4.13 **Irregular increase in sheet resistance of Ni silicides at temperature range of transition from NiSi to $NiSi_2$** 188
Kazuo Tsutsui[1], Ruifei Xiang[1], Koji Nagahiro[1], Takashi Shiozawa[1], Parhat Ahmet[1], Yasutoshi Okuno[2], Michikazu Matsumoto[2], Masafumi Kubota[2], Kuniyuki Kakushima[1], and Hiroshi Iwai[1]
[1]Tokyo Institute of Technology; [2]Matsushita Electric, Japan

4.14 **Thermal stability improvement of nickel germanosilicide utilizing Ni-Ta alloy and Co/TiN cappling layer for nano-scale CMOS technology** 192
Yong-Jin Kim[1], Soon-Young Oh[1], Won-Jae Lee[1], Ying-Ying Zhang[1], Zhun Zhong[1], Soon-Yen Jung[1], Hee-Hwan Ji[1], Han-Seob Cha[2], Yeong-Cheol Kim[3], Jin-Suk Wang[1], and Hi-Deok Lee[1]
[1]Chungnam National University, Korea; [2]MagnaChip Semiconductor Ltd., Korea; [3]Korea University of Technology and Education, Korea

4.15 **Influence of the annealing ambient on the thermal stability of Ni silicide for nano-scale CMOSFETs** 196
Soon-Young Oh, Hi-Deok Lee, and Jin-Suk Wang
Chungnam National University, Korea

Si-Based Novel Structures and Devices

5.1 **Advanced SOI technologies: advantages and drawbacks (Invited)** 200
O. Faynot, T. Poiroux, F. Andrieu, C. Jahan, S. Barraud, T. Ernst, L. Brévard, and S. Deleonibus
CEA-LETI, France

5.2 **Layer transfer for SOI structures using plasma hydrogenation (Invited)** 204
Ricky K. Y. Fu and Paul K. Chu
City University of Hong Kong, China

5.3 **Investigation of relaxed SiGe on insulator and strained Si (Invited)** 210
Weili Liu[1], Chenglu Lin[1], Zengfeng Di[1], Zhitang Song[1], Paul K. Chu[2]
[1]Shanghai Institute of Microsystem and Information Technology, CAS, China; [2]City University of Hong Kong, China

5.4 **Thermal stability and electrical properties of high-k gate dielectric materials (Invited)** 214
A. P. Huang and Paul K. Chu
City University of Hong Kong, China

5.5 **Advanced modeling and simulation for microelectronic materials (Invited)** 220
Chun-Li Liu
Freescale Semiconductor, Inc. USA

5.6 **Properties of Si/SiO_2 interfaces in vertical trench MOSFETs** 225
Samia A. Suliman
Pennsylvania State University, USA

5.7 **Elimination of floating body effect and thermal instability in a nano quasi-SOI MOSFET with π-shaped semiconductor layer** 229
Jyi-Tsong Lin, Yi-Chuen Eng, Tai-Yi Lee, and Kao-Cheng Lin
National Sun Yat-Sen University, Taiwan, China

5.8 **Bias dependence of partially-depleted SOI transistor to total dose irradiation** 233
Enxia Zhang[1,3], Zhengxuan Zhang[1], Wei He[1], Cong Qian[1], Xi Wang[1],Yunfei En[3], Hongwei Luo[3], Qian Shi[3], and Xiaowen Zhang[3]
[1]Shanghai Institute of Microsystem and Information Technology, CAS, China; [2]771st Research Institute of China Electronics Technology Group Corporation, China; [3]China Electronic Product Reliability and Environmental Testing Research Institute, China

5.9 **Self-assembled Si-Ge nanorings with size and composition-control** 236
J. H. He, C. L. Hsin, C. W. Wang, and L. J. Chen
National Tsing Hua University, Taiwan, China

5.10 **Model parameters extraction of SOI MOSFETs** 240
Ruizhen Li, Duoli Li, Huan Du, Chaohe Hai, and Zhengsheng Han
Institute of Microelectronics, CAS, China

5.11 **Effect of Si-implantation induced nanocrystals on reducing the oxide and interface traps densities of PD SOI MOSFET under total-dose irradiation** 244
Cong Qian, Zhengxuan Zhang, Enxia Zhang, Wei He, Hui Yang, Feng Zhang, and Chenglu Lin
Shanghai Institute of Microsystem and Information Technology, CAS, China

Heterojunction Device and Contact

6.1 **Current-voltage characteristics and charge-carrier traps in n-type 4H-SiC Schottky structures (Invited)** 250
K. Sarpatwari, L. J. Passmore, S. A. Suliman, and O. O. Awadelkarim
Pennsylvania State University, USA

6.2 **Study of electron transfer in metal-alkanethiol SAM-metal junctions** 254
Hao Dong, Ning Deng, Lei Zhang, Min Ren, and Peiyi Chen
Tsinghua University, China

6.3 **On the surface sulfidation of AlGaN/GaN Schottky contacts** 258
L.B. Chang[1], N.C. Chen[1], and C.H. Chang[2]
[1]Chang-Gung University, Taiwan, China; [2]Chung-Cheng Institute of Technology, Taiwan, China

6.4 **Effect of rapid thermal annealing on Ti/Al/Ni/Au ohmic contact to n-$Al_{0.45}Ga_{0.55}N$** 262
Jun Chen, Xue Li, and Xiangyang Li
Shanghai Institute of Technical Physics, CAS, China

6.5 **Fabrication of Ti-Al ohmic contacts to n-type 6H-SiC with p^+ ion implantation** 265
Hui Guo, Yimen Zhang, and Yuming Zhang
Xidian University, China

6.6 **A CAD oriented 4H-SiC MESFET quasi-analytical large–signal drain current model** 268
Cao Quanjun , Zhang Yimen , Zhang Yuming, and Chang Yuancheng
Xidian University, China

6.7 **Spin-polarized injection through the n-magnetic/p-nonmagnetic semiconductor heterojunction** 273
Lei Zhang, Ning Deng, Min Ren, Hao Dong, and Peiyi Chen
Tsinghua University, China

6.8 **Improving the luminous efficiency of organic light emitting diodes using a modulated doping hole injection layer** 277
Shui-Hsiang Su, Cheng-Chieh Hou, Chih-Kai Chang, Zheng-Wei Huang, and Meiso Yokoyama
I-Shou University, Taiwan, China

6.9 **High-performance InGaP/GaAs pnp δ-doped heterojunction bipolar transistor** 280
Shao-Yen Chiu[1], Wen-Shiung Lour[1], Jung-Hui Tsai[2], and Yu-Chi Kang[2]
[1]National Taiwan Ocean University, Taiwan, China; [2]National Kaohsiung Normal University, Taiwan, China

6.10 **The characteristics of functional phototransistors** 283
S. W. Tan, K. P. Liu, C. W. Liao, Y. S. Huang, W. C. Chen, and H. H. Chen
Ching Yun University, Taiwan, China

6.11 **Fabrication and performance of GaAs double camel-like gate FET with extremely high gate turn-on voltage** 287
Jung-Hui Tsai, Yu-Chi Kang, Tzu-Yen Weng, and I-Hsuan Hsu
National Kaohsiung Normal University, Taiwan, China

6.12 **Stack-layered metals AuSiNi ohmic contact to n-InP** 291
Wen-Chang Huang and Chih-Chia Wang
Kun Shan University, Taiwan, China

6.13 **Formation and characterization of aluminum-oxide by stack-layered metal structure Schottky diode** 295
Wen-Chang Huang and Dong-Rong Cai
Kun Shan University, Taiwan, ChTina

6.14 **RBS characterization on the PtSi-based ohmic contacts with n-InP** 299
Wen-Chang Huang
Kun Shan University,Taiwan, China

Author Index A-1