

IWJT-2006

**Extended Abstracts  
of the Sixth International Workshop  
on Junction Technology**

May 15-16, 2006, Shanghai, China

Editors:

Yu-Long Jiang

Guo-Ping Ru

Xin-Ping Qu

Bing-Zong Li



IEEE Press

Extended Abstracts of  
the Sixth International Workshop on Junction Technology (IWJT-2006)

Papers have been printed without editing as received from the authors.

**Copyright and Reprint Permission:** Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright ©2006 by the Institute of Electrical and Electronics Engineers, Inc.

Print Version

IEEE Catalog Number: 06EX1256

ISBN: 1-4244-0047-3

Library of Congress: 2005936598

CD-ROM Version

IEEE Catalog Number: 06EX1256C

ISBN: 1-4244-0048-1

IEEE Operations Center

445 Hoes Lane

Piscataway, NJ 08854-4150

USA

+1 800 678 IEEE (+1 800 678 4333)

+1 732 981 1393

+1 732 981 9667 (FAX)

email: [customer-service@ieee.org](mailto:customer-service@ieee.org)

# Contents

## Plenary

- K1 MUGFET - alternative transistor architecture for 32 nm CMOS generation (Keynote)** 1  
M. Jurczak, N. Collaert, R. Rooyackers, A. Kottantharayil, A. Dixit, I. Ferain, T. San, N-J. Son, D. Lenoble, P. Zimmerman, A. De Keersgieter, K. Von Arnim, J. Ramos, A. Mercha, and P. Verheyen  
IMEC, Belgium
- K2 China for semiconductor equipment supplier (Keynote)** 2  
Nobuo Nagai  
Nissin Ion Equipment Co., Ltd., Japan
- K3 Recent development of semiconductor technology in China (Keynote)** 3  
Qing-Tang Jiang  
Shanghai Hua Hong NEC Electronics Ltd., China

## Doping Technology

- 1.1 45 nm node p<sup>+</sup> USJ formation with high dopant activation and low damage (Invited)** 4  
John Borland<sup>1</sup>, Seiichi Shishiguchi<sup>2</sup>, Akira Mineji<sup>2</sup>, Wade Krull<sup>3</sup>, Dale Jacobson<sup>3</sup>, Masayasu Tanjyo<sup>4</sup>, Wilfried Lerch<sup>5</sup>, Silke Paul<sup>5</sup>, Jeff Gelpey<sup>5</sup>, Steve McCoy<sup>5</sup>, Julien Venturini<sup>6</sup>, Michael Current<sup>7</sup>, Vladimir Faifer<sup>7</sup>, Robert Hillard<sup>8</sup>, Mark Benjamin<sup>8</sup>, Tom Walker<sup>9</sup>, Andrzej Buczkowski<sup>9</sup>, Zhiqiang Li<sup>9</sup>, and James Chen<sup>10</sup>  
<sup>1</sup>J.O.B Technologies; <sup>2</sup>NEC Electronics Corp.; <sup>3</sup>SemEquip; <sup>4</sup>Nissin Ion Equipment; <sup>5</sup>Mattson Technology; <sup>6</sup>Sopra Optical Solutions; <sup>7</sup>Frontier Semiconductor; <sup>8</sup>Solid State Measurements; <sup>9</sup>Accent Optical Technologies; <sup>10</sup>Four Dimensions
- 1.2 Shallow junctions in silicon via low thermal budget processing (Invited)** 10  
B. J. Sealy<sup>1</sup>, A. J. Smith<sup>1</sup>, T. Alzanki<sup>2</sup>, N. Bennett<sup>1</sup>, L. Li<sup>1</sup>, C. Jeynes<sup>1</sup>, B. Colombeau<sup>3</sup>, E. J. H. Collart<sup>4</sup>, N.G. Emerson<sup>1</sup>, R. M. Gwilliam<sup>1</sup>, and N. E. B. Cowern<sup>1</sup>  
<sup>1</sup>University of Surrey, UK; <sup>2</sup>Kuwait-Alsurra, Kuwait; <sup>3</sup>Chartered Semiconductor Manufacturing Ltd., Singapore; <sup>4</sup>Applied Materials UK Ltd.,UK
- 1.3 Control of both number and position of dopant atoms in semiconductors by single ion implantation (Invited)** 16  
Takahiro Shinada, Tomonori Kurosawa, Takahiro Kobayashi, Hideki Nakayama, and Iwao Ohdomari  
Waseda University, Japan

<b>1.4</b>	<b>Precision implant requirements for SDE junction formation in sub-65 nm CMOS devices (Invited)</b>	21
	Yuri Erokhin and Jinning Liu Varian Semiconductor Equipment Associates, USA	
<b>1.5</b>	<b>Minimizing pattern dependency in millisecond annealing (Invited)</b>	25
	Lucia M. Feng, Yun Wang, and David A. Markle Ultratech, Inc., USA	
<b>1.6</b>	<b>High quality ion implanter; EXCEED3000AH-Nx for 45 nm beyond I/I process &lt;beam size and angle&gt; (Invited)</b>	31
	Masayasu Tanjyo, Shigeki Sakai, Tadashi Ikejiri, Kohei Tanaka, Yuji Koga, Tomoaki Kobayashi, Takao Matsumoto, Makoto Nakaya, Yasuhiro Kibi, Takatoshi Yamashita, Tsutomu Nagayama Nariaki Hamamoto, Sei Umisedo, Satoru Yuasa, Masao Naito, and Nobuo Nagai Nissin Ion Equipment Co., Ltd., Japan	
<b>1.7</b>	<b>Simulating enhanced diffusion and activation of boron by atomistic model (Invited)</b>	36
	Min Yu <sup>1</sup> , Xiao Zhang <sup>1</sup> , Liming Ren <sup>1</sup> , Huihui Ji <sup>1</sup> , Kai Zhan <sup>1</sup> , Ru Huang <sup>1</sup> , Xing Zhang <sup>1</sup> , Yangyuan Wang <sup>1</sup> , Jinyu Zhang <sup>2</sup> , and Hideki Oka <sup>3</sup> <sup>1</sup> Peking University, China; <sup>2</sup> Fujitsu R&D Center Co. Ltd., China; <sup>3</sup> Fujitsu Laboratories Ltd., Japan	
<b>1.8</b>	<b>Maximizing boron activation in solid phase epitaxy – A case of implant choice and RTP processing</b>	40
	Klaus Funk <sup>1</sup> , Kurt Verheyden <sup>1</sup> , Wade Krull <sup>2</sup> , Xavier Pages <sup>1</sup> , Jeroen v. Hapert <sup>1</sup> , Ernst Granneman <sup>1</sup> <sup>1</sup> ASM Europe, Netherlands; <sup>2</sup> SemEquip, USA	
<b>1.9</b>	<b>Self-amorphizing gas cluster ion beam technology and combination with laser spike anneal for highly scaled source drain junction</b>	44
	Ho Lee <sup>1</sup> , Hwa Sung Rhee <sup>1</sup> , Tetsuji Ueno <sup>1</sup> , Myung Sun Kim <sup>1</sup> , Ji Hye Yi <sup>1</sup> , Hans S. Cho <sup>2</sup> , Youngsu Chung <sup>2</sup> , Seulgi Kim <sup>2</sup> Hion Suck Baik <sup>2</sup> , Lucia Feng <sup>3</sup> , Yun Wang <sup>3</sup> , John Hautala <sup>4</sup> , Wesley Skinner <sup>4</sup> , Geum-Jong Bae <sup>1</sup> , Nae-In Lee <sup>1</sup> , and Ho-Kyu Kang <sup>1</sup> <sup>1</sup> Samsung Electronics Co., Ltd., Korea; <sup>2</sup> SAIT, Korea; <sup>3</sup> Ultratech, Inc., USA; <sup>4</sup> Epion Corp.,USA	
<b>1.10</b>	<b>Characteristics of ultrashallow p<sup>+</sup>/n junction prepared cluster boron (B<sub>18</sub>H<sub>22</sub>) ion implantation and excimer laser annealing</b>	48
	Sungho Heo <sup>1</sup> , Seokjoon Oh <sup>1</sup> , Musarrat Hasan <sup>1</sup> , H.T. Cho <sup>2</sup> , W.A. Krull <sup>2</sup> , and Hyunsang Hwang <sup>1</sup>	

<sup>1</sup>Gwang-Ju Institute of Science and Technology, Korea; <sup>2</sup>SemEquip, Inc, USA

- 1.11 Modeling and simulation of fluorine related diffusion in silicon** 50  
Jinyu Zhang<sup>1</sup>, Yoshio Ashizawa<sup>2</sup>, and Hideki Oka<sup>2</sup>  
<sup>1</sup>Fujitsu R&D Center Co., Ltd., China; <sup>2</sup>Fujitsu Laboratories Ltd., Japan
- 1.12 Molecular dynamic simulation on boron cluster implantation for shallow junction formation** 54  
Li Yuan<sup>1</sup>, Wei Li<sup>1</sup>, Min Yu<sup>1</sup>, Huihui Ji<sup>1</sup>, Liming Ren<sup>1</sup>, Ru Huang<sup>1</sup>, Xing Zhang<sup>1</sup>, Yangyuan Wang<sup>1</sup>, Jinyu Zhang<sup>2</sup> and Hideki Oka<sup>3</sup>  
<sup>1</sup>Peking University, China; <sup>2</sup>Fujitsu R&D Center Co. Ltd., China; <sup>3</sup>Fujitsu Laboratories Ltd., Japan
- 1.13 Physical Model for Surface Annihilation of Silicon Interstitials during Annealing** 58  
Xiao Zhang, Min Yu, Kai Zhan, Liming Ren, Ru Huang, Xing Zhang, and Yangyuan Wang  
Peking University, China
- Junction for CMOS Devices**
- 2.1 Junction specifications for the 45 nm node (Invited)** 62  
W. J. Taylor and E. Verret  
Freescale Semiconductor, USA
- 2.2 Device performance evaluation of PMOS devices fabricated by B<sub>2</sub>H<sub>6</sub> PIII/PLAD process on poly-Si gate doping (Invited)** 68  
Shu Qin and Allen McTeer  
Micron Technology, Inc., USA
- 2.3 FINFET device junction formation challenges (Invited)** 73  
Daniel Pham<sup>1,2</sup>, Larry Larson<sup>1</sup>, and Ji-Woon Yang<sup>1</sup>  
<sup>1</sup>International SEMATECH, USA; <sup>2</sup>Freescale Semiconductor Assignee, USA
- 2.4 The junction challenges in the FinFETs device (Invited)** 78  
Damien Lenoble<sup>1</sup>, Gerben Doornbos<sup>2</sup>, An de Keersgieter<sup>3</sup>, Bartek Pawlak<sup>2</sup>, Wilfried Vandervorst<sup>3</sup>, Malgorzata Jurczak<sup>3</sup>, and Thomas Skotnicki<sup>1</sup>  
<sup>1</sup>STMicroelectronics, France; <sup>2</sup>Philips Research Leuven, Belgium; <sup>3</sup>IMEC, Belgium
- 2.5 Ultra shallow junction and super steep halo formation using carbon co-implantation for 65 nm high performance CMOS devices** 84  
Akira Mineji and Seiichi Shishiguchi  
NEC Electronics Corporation, Japan

<b>2.6</b>	<b>Advantageous decaborane ion implantation for ultra-shallow junction of PMOSFETs compared with boron monomer implantation into germanium preamorphized layer</b> Takayuki Aoyama <sup>1</sup> , Sei Umisedo <sup>2</sup> , Nariaki Hamamoto <sup>2</sup> , Tsutomu Nagayama <sup>2</sup> , and Masayasu Tanjyo <sup>2</sup> <sup>1</sup> Fujitsu Laboratories Ltd., Japan; <sup>2</sup> Nissin Ion Equipment Co., Ltd., Japan	88
<b>2.7</b>	<b>Feasibility study of solid-phase epitaxial regrowth (SPER) as an ultra-shallow junction (USJ) technology for high-performance CMOS devices</b> T. Miyashita <sup>1</sup> , K. Ookoshi <sup>2</sup> , K. Okabe <sup>2</sup> , H. Minakata <sup>1</sup> , K. Suzuki <sup>1</sup> , and T. Aoyama <sup>1</sup> <sup>1</sup> Fujitsu Laboratories Ltd., Japan; <sup>2</sup> Fujitsu Limited, Japan	92
<b>Characterization</b>		
<b>3.1</b>	<b>Issues of ultrashallow junction for sub-50 nm gate length transistors: metrology, dopant loss, and novel electrostatic junction (Invited)</b> G. H. Buh, T. Park, G. H. Yon, S. J. Hong, Y. J. Jee, S. B. Kim, J. S. Lee, C. W. Ryoo, J. R. Yoo, J. W. Lee, Y. G. Shin, U-In Chung, and J. T. Moon Samsung Electronics Co., Ltd., Korea	96
<b>3.2</b>	<b>A new method for mapping ultra-shallow junction leakage currents</b> James T C Chen, Tatiana Dimitrova and Dimitar Dimitrov Four Dimensions, Inc., USA	100
<b>3.3</b>	<b>Direct observation of 2-D dopant profiles of MOSFETs activated by millisecond anneal</b> K. Adachi <sup>1</sup> , K. Ohuchi <sup>1</sup> , N. Aoki <sup>1</sup> , H. Tanimoto <sup>1</sup> , H. Tsujii <sup>1</sup> , P. Eyben <sup>2</sup> , D. Vanhaeren <sup>2</sup> , W. Vandervorst <sup>2</sup> , K. Ishimaru <sup>1</sup> , and H. Ishiuchi <sup>1</sup> <sup>1</sup> Toshiba Corporation, Japan; <sup>2</sup> IMEC, Belgium	104
<b>3.4</b>	<b>Reproducible and high-resolution analysis on ultra-shallow-junction CMOSFETs by scanning spreading resistance microscopy</b> L. Zhang, K. Ohuchi, K. Adachi, K. Ishimaru, M. Takayanagi, and N. Fukushima Toshiba Corporation, Japan	108
<b>3.5</b>	<b>Electrical characterization of residual bulk defects after laser annealing of implanted shallow junctions</b> S. Liu, V. Gonda, T. L. M. Scholtes, and L. K. Nanver Delft University of Technology, Netherlands	112
<b>3.6</b>	<b>Hard X-ray photoelectron spectroscopy (HX-PES) study on chemical binding states of ultra shallow plasma-doped silicon layer for the application of advanced ULSI devices</b>	116

C. G. Jin<sup>1</sup>, Y. Sasaki<sup>1</sup>, K. Okashita<sup>1</sup>, H. Tamura<sup>1</sup>, H. Ito<sup>1</sup>, B. Mizuno<sup>1</sup>, T. Okumura<sup>2</sup>, M. Kobata<sup>3</sup>, J. J. Kim<sup>3</sup>, E. Ikenaga<sup>3</sup>, and K. Kobayashi<sup>3</sup>

<sup>1</sup>Ultimate Junction Technologies Inc., Japan; <sup>2</sup>Matsushita Electric (Panasonic), Japan; <sup>3</sup>Japan Synchrotron Radiation Research Institute (JASRI/SPring-8), Japan

**3.7 ECV profiling of ultra-shallow junction formed by plasma doping** 120

Hui-Zhen Wu<sup>1</sup>, Guo-Ping Ru<sup>1</sup>, C. G. Jin<sup>2</sup>, B. Mizuno<sup>2</sup>, Yu-Long Jiang<sup>1</sup>, Xin-Ping Qu<sup>1</sup>, and Bing-Zong Li<sup>1</sup>

<sup>1</sup>Fudan University, China; <sup>2</sup>Ultimate Junction Technologies Inc., Japan

**3.8 A 3D pn junction structure for radiation energy conversion chip** 123

Jinlong Li<sup>1</sup>, Shaohui Xu<sup>1</sup>, Xin-Ping Qu<sup>2</sup>, Guo-Ping Ru<sup>2</sup>, Zhengyin Yu<sup>3</sup>, Weili Liu<sup>3</sup>, Zhitang Song<sup>3</sup>, and Lianwei Wang<sup>1,3</sup>

<sup>1</sup>East China Normal University, China; <sup>2</sup>Fudan University, China; <sup>3</sup>Shanghai Institute of Microsystem and Information Technology, CAS, China

## **Silicide and Schottky S/D MOSFET**

**4.1 Nickel SALICIDE process technology for CMOS devices of 90 nm node and beyond (Invited)** 127

J. P. Lu, D. S. Miles, J. DeLoach, D. F. Yue, P. J. Chen, T. Bonifield, S. Crank, S.F. Yu, F. Mehrad, Y. Obeng, D. A. Ramappa, D. Corum, R. L. Guldi, L. S. Robertson, X. Liu, L. H. Hall, Y. Q. Xu, B. Y. Lin, A. J. Griffin, Jr., F. S. Johnson, T. Grider, D. Mercer, and C. Montgomery

Texas Instruments, USA

**4.2 Nanoscale metal silicides (Invited)** 134

L.J. Chen, W.W. Wu, S.Y. Chen, and H.C. Chen

National Tsing Hua University, Taiwan, China

**4.3 Importance of science in silicide technology for next technology node SoC (Invited)** 139

Kyoichi Suguro

Toshiba Corporation, Japan

**4.4 Thermal immune NiSi technology for nano-scale CMOSFETs (Invited)** 143

Hi-Deok Lee<sup>1</sup>, Soon-Young Oh<sup>1</sup>, Yong-Jin Kim<sup>1</sup>, Won-Jae Lee<sup>1</sup>, In-Shik Han<sup>1</sup>, Ihl-Hyun Cho<sup>2</sup>, Sung-Bo Hwang<sup>2</sup>, and Jong-Gun Lee<sup>2</sup>

<sup>1</sup>Chungnam National University, Korea; <sup>2</sup>MagnaChip Semiconductor, Korea

**4.5 Tuning of Schottky barrier heights by silicidation induced impurity segregation (Invited)** 147

	Q. T. Zhao, M. Zhang, J. Knoch, and S. Mantl Institut für Schichten und Grenzflächen, Germany	
<b>4.6</b>	<b>Integration and performance of Schottky junction SOI devices (Invited)</b> Emmanuel Dubois and Guilhem Larrieu CNRS, France	153
<b>4.7</b>	<b>Schottky source/drain MOSFETs on SiGe on insulator with high-K gate dielectric and TaN gate electrode (Invited)</b> Fei Gao <sup>1,2</sup> , Rui Li <sup>1</sup> , D. Z. Chi <sup>2</sup> , S. Balakumar <sup>3</sup> , Chih-Hang Tung <sup>3</sup> , and S. J. Lee <sup>1</sup> <sup>1</sup> National University of Singapore, Singapore; <sup>2</sup> Institute of Materials Research Engineering, Singapore; <sup>3</sup> Institute of Microelectronics Engineering, Singapore	160
<b>4.8</b>	<b>Material and electrical characterization of Ni- and Pt-germanides for p-channel germanium Schottky source/drain transistors (Invited)</b> H. B. Yao <sup>1,2</sup> , C. C. Tan <sup>1</sup> , S. L. Liew <sup>1</sup> , C. T. Chua <sup>1</sup> , C. K. Chua <sup>1</sup> , R. Li <sup>2</sup> , R. T. P. Lee <sup>1,2</sup> , S. J. Lee <sup>2</sup> , and D.Z. Chi <sup>1</sup> <sup>1</sup> Institute of Materials Research and Engineering, Singapore; <sup>2</sup> National University of Singapore, Singapore	164
<b>4.9</b>	<b>Self-organized (111) faceted NiSi<sub>2</sub> source and drain for advanced SOI MOSFETs (Invited)</b> Nobuyuki Mise <sup>1</sup> , Yukimune Watanabe <sup>1</sup> , Shinji Migita <sup>1</sup> , Toshihide Nabatame <sup>1</sup> , Hideki Satake <sup>1</sup> , and Akira Toriumi <sup>1,2</sup> <sup>1</sup> MIRAI-ASET, Japan; <sup>2</sup> University of Tokyo, Japan	170
<b>4.10</b>	<b>Improvement of thermal stability of nickel silicide using N<sub>2</sub> ion implantation prior to nickel film deposition</b> K. Kashihara, T. Yamaguchi, T. Okudaira, T. Tsutsumi, K. Maekawa, K. Asai, and M. Yoneda Renesas Technology Corporation, Japan	176
<b>4.11</b>	<b>A study of nickel silicide formed on SOI substrate with different Ni/Co thicknesses for nano-scale CMOSFET</b> Soon-Yen Jung, Soon-Young Oh, Yong-Jin Kim, Won-Jae Lee, Ying-Ying Zhang, Zhun Zhong, and Hi-Deok Lee Chungnam National University, Korea	180
<b>4.12</b>	<b>Formation and thermal stability characteristics of Ni silicide on boron cluster (B<sub>18</sub>H<sub>22</sub>) implanted source/drain</b> W. J. Lee <sup>1</sup> , S. Y. Oh <sup>1</sup> , Y. J. Kim <sup>1</sup> , Y. Y. Zhang <sup>1</sup> , Z. Zhong <sup>1</sup> , S. Y. Jung <sup>1</sup> , H. H. Ji <sup>1</sup> , K. J. Hwang <sup>2</sup> , Y. C. Kim <sup>3</sup> , H. T. Cho <sup>4</sup> , W. A. Krull <sup>4</sup> , J. S. Wang <sup>1</sup> , and H.D. Lee <sup>1</sup>	184



<sup>1</sup>Chungnam National University, Korea; <sup>2</sup>MagnaChip Semiconductor Ltd., Korea; <sup>3</sup>Korea University of Technology and Education, Korea; <sup>4</sup>SemEquip, Inc., USA

**4.13 Irregular increase in sheet resistance of Ni silicides at temperature range of transition from NiSi to NiSi<sub>2</sub>** 188

Kazuo Tsutsui<sup>1</sup>, Ruifei Xiang<sup>1</sup>, Koji Nagahiro<sup>1</sup>, Takashi Shiozawa<sup>1</sup>, Parhat Ahmet<sup>1</sup>, Yasutoshi Okuno<sup>2</sup>, Michikazu Matsumoto<sup>2</sup>, Masafumi Kubota<sup>2</sup>, Kuniyuki Kakushima<sup>1</sup>, and Hiroshi Iwai<sup>1</sup>

<sup>1</sup>Tokyo Institute of Technology; <sup>2</sup>Matsushita Electric, Japan

**4.14 Thermal stability improvement of nickel germanosilicide utilizing Ni-Ta alloy and Co/TiN capping layer for nano-scale CMOS technology** 192

Yong-Jin Kim<sup>1</sup>, Soon-Young Oh<sup>1</sup>, Won-Jae Lee<sup>1</sup>, Ying-Ying Zhang<sup>1</sup>, Zhun Zhong<sup>1</sup>, Soon-Yen Jung<sup>1</sup>, Hee-Hwan Ji<sup>1</sup>, Han-Seob Cha<sup>2</sup>, Yeong-Cheol Kim<sup>3</sup>, Jin-Suk Wang<sup>1</sup>, and Hi-Deok Lee<sup>1</sup>

<sup>1</sup>Chungnam National University, Korea; <sup>2</sup>MagnaChip Semiconductor Ltd., Korea; <sup>3</sup>Korea University of Technology and Education, Korea

**4.15 Influence of the annealing ambient on the thermal stability of Ni silicide for nano-scale CMOSFETs** 196

Soon-Young Oh, Hi-Deok Lee, and Jin-Suk Wang

Chungnam National University, Korea

## **Si-Based Novel Structures and Devices**

**5.1 Advanced SOI technologies: advantages and drawbacks (Invited)** 200

O. Faynot, T. Poiroux, F. Andrieu, C. Jahan, S. Barraud, T. Ernst, L. Brévard, and S. Deleonibus

CEA-LETI, France

**5.2 Layer transfer for SOI structures using plasma hydrogenation (Invited)** 204

Ricky K. Y. Fu and Paul K. Chu

City University of Hong Kong, China

**5.3 Investigation of relaxed SiGe on insulator and strained Si (Invited)** 210

Weili Liu<sup>1</sup>, Chenglu Lin<sup>1</sup>, Zengfeng Di<sup>1</sup>, Zhitang Song<sup>1</sup>, Paul K. Chu<sup>2</sup>

<sup>1</sup>Shanghai Institute of Microsystem and Information Technology, CAS, China; <sup>2</sup>City University of Hong Kong, China

**5.4 Thermal stability and electrical properties of high-k gate dielectric materials (Invited)** 214

A. P. Huang and Paul K. Chu

City University of Hong Kong, China

<b>5.5</b>	<b>Advanced modeling and simulation for microelectronic materials (Invited)</b> Chun-Li Liu Freescale Semiconductor, Inc. USA	220
<b>5.6</b>	<b>Properties of Si/SiO<sub>2</sub> interfaces in vertical trench MOSFETs</b> Samia A. Suliman Pennsylvania State University, USA	225
<b>5.7</b>	<b>Elimination of floating body effect and thermal instability in a nano quasi-SOI MOSFET with <math>\pi</math>-shaped semiconductor layer</b> Jyi-Tsong Lin, Yi-Chuen Eng, Tai-Yi Lee, and Kao-Cheng Lin National Sun Yat-Sen University, Taiwan, China	229
<b>5.8</b>	<b>Bias dependence of partially-depleted SOI transistor to total dose irradiation</b> Enxia Zhang <sup>1,3</sup> , Zhengxuan Zhang <sup>1</sup> , Wei He <sup>1</sup> , Cong Qian <sup>1</sup> , Xi Wang <sup>1</sup> , Yunfei En <sup>3</sup> , Hongwei Luo <sup>3</sup> , Qian Shi <sup>3</sup> , and Xiaowen Zhang <sup>3</sup> <sup>1</sup> Shanghai Institute of Microsystem and Information Technology, CAS, China; <sup>2</sup> 771st Research Institute of China Electronics Technology Group Corporation, China; <sup>3</sup> China Electronic Product Reliability and Environmental Testing Research Institute, China	233
<b>5.9</b>	<b>Self-assembled Si-Ge nanorings with size and composition-control</b> J. H. He, C. L. Hsin, C. W. Wang, and L. J. Chen National Tsing Hua University, Taiwan, China	236
<b>5.10</b>	<b>Model parameters extraction of SOI MOSFETs</b> Ruizhen Li, Duoli Li, Huan Du, Chaohe Hai, and Zhengsheng Han Institute of Microelectronics, CAS, China	240
<b>5.11</b>	<b>Effect of Si-implantation induced nanocrystals on reducing the oxide and interface traps densities of PD SOI MOSFET under total-dose irradiation</b> Cong Qian, Zhengxuan Zhang, Enxia Zhang, Wei He, Hui Yang, Feng Zhang, and Chenglu Lin Shanghai Institute of Microsystem and Information Technology, CAS, China	244

## **Heterojunction Device and Contact**

<b>6.1</b>	<b>Current-voltage characteristics and charge-carrier traps in n-type 4H-SiC Schottky structures (Invited)</b> K. Sarpatwari, L. J. Passmore, S. A. Suliman, and O. O. Awadelkarim Pennsylvania State University, USA	250
------------	---	-----

<b>6.2</b>	<b>Study of electron transfer in metal-alkanethiol SAM-metal junctions</b>	254
	Hao Dong, Ning Deng, Lei Zhang, Min Ren, and Peiyi Chen Tsinghua University, China	
<b>6.3</b>	<b>On the surface sulfidation of AlGaN/GaN Schottky contacts</b>	258
	L.B. Chang <sup>1</sup> , N.C. Chen <sup>1</sup> , and C.H. Chang <sup>2</sup> <sup>1</sup> Chang-Gung University, Taiwan, China; <sup>2</sup> Chung-Cheng Institute of Technology, Taiwan, China	
<b>6.4</b>	<b>Effect of rapid thermal annealing on Ti/Al/Ni/Au ohmic contact to n-Al<sub>0.45</sub>Ga<sub>0.55</sub>N</b>	262
	Jun Chen, Xue Li, and Xiangyang Li Shanghai Institute of Technical Physics, CAS, China	
<b>6.5</b>	<b>Fabrication of Ti-Al ohmic contacts to n-type 6H-SiC with p<sup>+</sup> ion implantation</b>	265
	Hui Guo, Yimen Zhang, and Yuming Zhang Xidian University, China	
<b>6.6</b>	<b>A CAD oriented 4H-SiC MESFET quasi-analytical large-signal drain current model</b>	268
	Cao Quanjun, Zhang Yimen, Zhang Yuming, and Chang Yuancheng Xidian University, China	
<b>6.7</b>	<b>Spin-polarized injection through the n-magnetic/p-nonmagnetic semiconductor heterojunction</b>	273
	Lei Zhang, Ning Deng, Min Ren, Hao Dong, and Peiyi Chen Tsinghua University, China	
<b>6.8</b>	<b>Improving the luminous efficiency of organic light emitting diodes using a modulated doping hole injection layer</b>	277
	Shui-Hsiang Su, Cheng-Chieh Hou, Chih-Kai Chang, Zheng-Wei Huang, and Meiso Yokoyama I-Shou University, Taiwan, China	
<b>6.9</b>	<b>High-performance InGaP/GaAs pnp <math>\delta</math>-doped heterojunction bipolar transistor</b>	280
	Shao-Yen Chiu <sup>1</sup> , Wen-Shiung Lour <sup>1</sup> , Jung-Hui Tsai <sup>2</sup> , and Yu-Chi Kang <sup>2</sup> <sup>1</sup> National Taiwan Ocean University, Taiwan, China; <sup>2</sup> National Kaohsiung Normal University, Taiwan, China	
<b>6.10</b>	<b>The characteristics of functional phototransistors</b>	283
	S. W. Tan, K. P. Liu, C. W. Liao, Y. S. Huang, W. C. Chen, and H. H. Chen Ching Yun University, Taiwan, China	

<b>6.11</b>	<b>Fabrication and performance of GaAs double camel-like gate FET with extremely high gate turn-on voltage</b>	287
	Jung-Hui Tsai, Yu-Chi Kang, Tzu-Yen Weng, and I-Hsuan Hsu National Kaohsiung Normal University, Taiwan, China	
<b>6.12</b>	<b>Stack-layered metals AuSiNi ohmic contact to n-InP</b>	291
	Wen-Chang Huang and Chih-Chia Wang Kun Shan University, Taiwan, China	
<b>6.13</b>	<b>Formation and characterization of aluminum-oxide by stack-layered metal structure Schottky diode</b>	295
	Wen-Chang Huang and Dong-Rong Cai Kun Shan University, Taiwan, ChTina	
<b>6.14</b>	<b>RBS characterization on the PtSi-based ohmic contacts with n-InP</b>	299
	Wen-Chang Huang Kun Shan University, Taiwan, China	
	<b>Author Index</b>	A-1