

# **2006 1<sup>st</sup> International Conference on Nano-Networks and Workshops**

**Lausanne, Switzerland  
14-16 September 2006**



**IEEE Catalog Number:  
ISBN:**

**06EX1380  
1-4244-0390-1**

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number:                   06EX1380  
ISBN:                                        1-4244-0390-1  
LOC:   2006924773

**Additional Copies of This Publication Are Available from:**

IEEE Service Center  
445 Hoes Lane  
Piscataway, NJ 08854  
IEEE Service Center  
445 Hoes Lane  
Piscataway, NJ 08854  
Phone:           (800) 678-IEEE  
                  (732) 981-1393  
Fax:             (732) 981-9667  
E-mail:         customer-service@ieee.org

# Table of Contents

<b>Connecting and Configuring Defective Nano-Scale Networks for DNA Self-Assembly</b> .....	1
<i>Luke Demoracski, Fabrizio Lombardi</i>	
<b>A Distributed Multi-Point Network Interface for Low-Latency, Deadlock-Free On-Chip Interconnects</b> .....	6
<i>Dongkook Park, Chrysostomos Nicopoulos, Jongman Kim, N. Vijaykrishnan, Chita R. Das</i>	
<b>Future Trends on Nanoantennas Synthesis</b> .....	12
<i>D. Franceschini, M. Donelli, R. Azaro, A. Massa</i>	
<b>Area and Power Modeling Methodologies for Networks-on-Chip</b> .....	17
<i>Paolo Meloni, Salvatore Carta, Roberto Argiolas, Luigi Raffo, Federico Angiolini</i>	
<b>Routing Aware Switch Hardware Customization for Networks on Chips</b> .....	24
<i>Paolo Meloni, Srinivasan Murali, Salvatore Carta, Massimo Camplani, Luigi Raffo, Giovanni De Micheli</i>	
<b>Design and Simulation of Logic Circuits with Hybrid Architectures of Single Electron Transistors and Conventional Devices</b> .....	29
<i>A. Venkataratnam, A. K. Goel</i>	
<b>A Low Cost Network-on-Chip with Guaranteed Service Well Suited to the GALS Approach</b> .....	34
<i>Ivan MIRO PANADES, Alain GREINER, Abbas SHEIBANYRAD</i>	
<b>The State of ZettaRAM</b> .....	39
<i>Eric Rotenberg, Ravi K. Venkatesan</i>	
<b>Multipolar Photonic Interactions for Interconnections and Logical Operations in Nanostructure Networks</b> .....	44
<i>Hideaki Matsueda</i>	
<b>Self-Assembled Networks: Control vs. Complexity</b> .....	49
<i>Jaidev P. Patwardhan, Chris Dwyer, Alvin R. Lebeck</i>	
<b>3D Nanowire-Based Programmable Logic</b> .....	54
<i>Benjamin Gojman, Raphael Rubin, Concetta Pilotto, Tetsufumi Tanamoto</i>	
<b>Hybrid Nanostructures: Organic Interconnections and Device Applications</b> .....	59
<i>Marina Di Pasquale, Alberto Ansaldo, Maria Teresa Parodi, Davide Ricci, Ermanno Di Zitti, Sandro Carrara, Bruno Samorì</i>	
<b>Controlled nanowire fabrication by PEDAL process</b> .....	64
<i>Sachin Sonkusale, Dr. Paul Franzon</i>	
<b>Novel Design of Three-Dimensional Crossbar for Future Network on Chip based on Post-Silicon Devices</b> .....	72
<i>Kumiko Nomura, Keiko Abe, Shinobu Fujita</i>	
<b>Predictive Technology Model for Nano-CMOS Design Exploration</b> .....	77
<i>Yu Cao, Wei Zhao</i>	
<b>Electron Beam-induced Light Emission and Transport in GaN Nanowires</b> .....	82
<i>Joseph Tringe, Warren MoberlyChan, Charles Stevens, Albert Davydov, Abhishek Motayed</i>	
<b>Nanoscale Data Storage Devices Capacity and Encoding Schemes</b> .....	86
<i>Paul P. Sotiriadis</i>	
<b>A Theoretical Framework for On-chip Stochastic Communication Analysis</b> .....	90
<i>Paul Bogdan, Radu Marculescu</i>	
<b>On Information Transmission Among Nanomachines</b> .....	95
<i>Giuseppa Alfano, Daniele Miorandi</i>	
<b>On-Chip Interconnects and Repeaters Based on NiSi Nanowires</b> .....	100
<i>Wei Wang, Adam Maina Ari, Woon Ket Wong</i>	
<b>3D on-chip networking technology based on post-silicon devices for future networks-on-chip</b> .....	105
<i>Shinobu Fujita, Kumiko Nomura, Keiko Abe, Thomas H. Lee</i>	
<b>Graph Spectra of Carbon Nanotube Networks</b> .....	110
<i>Stephen F. Bush, Sanjay Goel,</i>	

## Table of Contents

<b>Can Carbon Nanotubes Extend the Lifetime of On-Chip Electrical Interconnections? .....</b>	<b>120</b>
<i>Kaustav Banerjee, Sungjun Im, Navin Srivastava</i>	
<b>Skew Insensitive Physical Links for Network on Chip.....</b>	<b>129</b>
<i>Daniele Mangano, Riccardo Locatelli, Alberto Scandurra, Carlo Pistrutto, Marcello Coppola, Luca Fanucci, Francesco Vitullo, Dario Zandri</i>	
<b>Optimizing Dielectric Strip Plasmonic Waveguides for Subwavelength On-Chip Optical Communication .....</b>	<b>134</b>
<i>Amir Hosseini, Arthur Nieuwoudt, Yehia Massoud</i>	
<b>Reliability Analysis for On-chip Networks under RC Interconnect Delay Variation .....</b>	<b>139</b>
<i>Mosin Mondal, Xiang Wu, Adnan Aziz, Yehia Massoud</i>	
<b>Modeling and Evaluating Carbon Nanotube Bundles for Future VLSI Interconnect Applications.....</b>	<b>144</b>
<i>Yehia Massoud, Arthur Nieuwoudt</i>	
<b>Optical Interconnects for Network on Chip.....</b>	<b>149</b>
<i>Alberto Scandurra, Maurizio Lenzi, Ranieri Guerra, Francesco G. Della Corte, M. Arcangela Nigro</i>	