

# **2006 IEEE Workshop on Signal Processing Systems Design and Implementation**

**Banff, Canada  
October 2-4 2006**



**IEEE Catalog Number:**  
**ISBN:**

**06TH8885**  
**1-4244-0382-0**

# The 2006 IEEE Workshop on Signal Processing Systems Design and Implementation

Banff, Canada, October 2-4, 2006



© 2006 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

CD-ROM Version

IEEE Catalog Number: 06TH8885C

ISBN: 1-4244-0383-9

ISSN: 1520-6130

Print Version

IEEE Catalog Number: 06TH8885

ISBN: 1-4244-0382-0

ISSN: 1520-6130

Technical Support Information

Wael Badawy, Workshop Chair, SiPS 2006

Phone: 1 403 220 8357

Fax: 1 403 282 6855

Email: badawy@ucalgary.ca

Slim Boumaiza, Technical Chair, SiPS 2006

Phone: 1 403 210 5404

Fax: 1 403 282 6855

Email: sboumaiz@ucalgary.ca

## Technical Papers

### LM1: Software Define Radio

PM1-1, Design of high performance timing recovery loops for communication applications, V. Torres, A. Pérez-Pscual, T. Sansaloni, J.Valls, Dpto. Ingeniería Electrónica, Universitat Politècnica de València, Gandia, Spain, Page(s): 1-4

PM1-2, Automating the Verification of SDR Base band Signal Processing Algorithms Developed on DSP/FPGA Platform, Andrew Kwan, Michael Smith, Fadhel Ghannouchi, Slim Boumaiza, University of Calgary, Calgary, Canada, Page(s): 5-9

PM1-3, Configuration and Representation of Large-Scale Dataflow Graphs using the Dataflow Interchange Format, Ivan Corretjer, Chia-Jui Hsu, and Shuvra S. Bhattacharyya, Department of Electrical and Computer Engineering, University of Maryland, USA, Page(s): 10-15

PM1-4, Exploit Multiple-Domain Sparseness for HSDPA Chip Level Equalization in SDR: Algorithm and DSP Implementation, Min Li, Bruno Bougard, Francky Catthoor, IMEC vzw, Leuven, Belgium, Page(s): 16-21

PM1-5, Design and Implementation of Turbo Decoders for Software Defined Radio, Yuan Lin<sup>1</sup>, Scott Mahlke<sup>1</sup>, Trevor Mudge<sup>1</sup>, Chaitali Chakrabarti<sup>2</sup>, Alastair Reid<sup>3</sup>, Krisztián Flautner<sup>3</sup>,  
<sup>1</sup>Advanced Computer Architecture Laboratory, University of Michigan, Ann-Arbor, USA;  
<sup>2</sup>Arizona State University, USA; <sup>3</sup>ARM, Ltd. Cambridge, United Kingdom, Page(s): 22-27

### LM2: Multiple-Input-Multiple-Output (MIMO) wireless systems I

PM2-1, Low Complexity List Updating Circuits for List Sphere Decoders, Yuping Zhang, Jun Tang and Keshab K. Parhi, Dept. of Electrical & Computer Engineering, University of Minnesota, USA, Page(s): 28-33

PM2-2, Performance Analysis of a New Transmission Scheme for Multi-Relay Channels, Mohamed Elfituri, Walaa Hamouda, and Ali Ghrayeb, Concordia University, Montreal, Quebec, Canada, Page(s): 34-38

PM2-3, A Reconfigurable SOS-based Rayleigh Fading Channel Simulator, Amirhossein Alimohammad and Bruce F. Cockburn, Department of Electrical and Computer Engineering, University of Alberta, Edmonton, Alberta, Canada, Page(s): 39-44

PM2-4, Low complexity iterative joint detection, decoding, and channel estimation for wireless MIMO system, Jian-Hung Lin and Keshab K. Parhi, Department of Electrical Engineering, University of Minnesota, Minneapolis, USA, Page(s): 45-50

PM2-5, Maximum Likelihood Estimation of Carrier Frequency Offset in Correlated MIMO OFDM Systems, Xiang Nian Zeng, and Ali Ghrayeb, Department of Electrical & Computer Engineering, Concordia University, Montreal, Quebec, Canada, Page(s): 51-55

## IM1: ASIC and Architectures

M1-1, Reduced-Complexity Pipelined Architectures for Finite Field Inversions, Zhiyuan Yan<sup>1</sup> and Dilip V. Sarwate<sup>2</sup>, <sup>1</sup>Department of ECE, Lehigh University, Bethlehem, PA, <sup>2</sup>Department of ECE, University of Illinois, Urbana, IL, USA, Page(s): 56-61

M1-2, Rapid IP Design of Variable-length Cached-FFT Processor for OFDM-based Communication Systems, Yu-Hung Lee, Tzu-Hao Yu, Kuo-Ken Huang, and An-Yeu (Andy) Wu, Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taiwan, Page(s): 62-65

M1-3, A Structural Study and Hyperedge Clustering Technique for Large Scale Circuits, Logan Rakai, Jianhua Li, Laleh Behjat, and Jie Huang, Department of Electrical and Computer Engineering, University of Calgary, Calgary, Alberta, Canada, Page(s): 66-70

M1-4, Performance Evaluation of an SIMD Architecture with a Multi-bank Vector Memory Unit, Hoseok Chang, Junho Cho and Wonyong Sung, School of Electrical Engineering, Seoul National University, Seoul, Korea, Page(s): 71-76

M1-5, Digit-Serial Systolic Architectures for Inversions over  $GF(2^m)$ , Zhiyuan Yan, Department of Electrical and Computer Engineering, Lehigh University, Bethlehem, PA, USA, Page(s): 77-82

M1-6, A REDUCED-COMPLEXITY, SCALABLE IMPLEMENTATION OF LOW DENSITY PARITY CHECK (LDPC) DECODER, Yuming Zhu<sup>1</sup>, Yanni Chen<sup>2</sup>, Dale Hocevar<sup>2</sup>, Manish Goel<sup>2</sup>, <sup>1</sup>Arizona State University, USA, <sup>2</sup>DSP Solutions R&D Center, Texas Instruments, Dallas, USA, Page(s): 83-88

M1-7, A New Early Termination Scheme of Iterative Turbo Decoding Using Decoding Threshold, Fan-Min Li, Cheng-Hung Lin, and An-Yeu (Andy) Wu, National Taiwan University, Taiwan, Page(s): 89-94

M1-8, Pipelined ALU for Signal Processing to Implement Interval Arithmetic, Ruchir Gupte<sup>1</sup>, William Edmonson<sup>2</sup>, Senanu Ocloo<sup>2</sup>, Winser Alexander<sup>2</sup>, <sup>1</sup>Texas Instruments, Houston, TX, <sup>2</sup>Department of Electrical & Computer Engineering, North Carolina State University, Raleigh, NC, Page(s): 95-100

## IM2: HDTV

M2-1, H.264 Video Encoder Implementation on a Low-power DSP with Low and Stable Computational Complexity, Kenji GOTO, Atsushi HATABU, Hirofumi NISHIZUKA, Katsumasa MATSUNAGA, Ryoichi NAKAMURA, Yoji MOCHIZUKI, Takashi MIYAZAKI, NEC Corporation, Japan, Page(s): 101-106

M2-2, H.264 Video Decoder Design: Beyond RTL Design Implementation, Youngsoo Kim, and William Edmonson, Electrical and Computer Engineering Department, NC State University, Raleigh, NC, USA, Page(s): 107-112

M2-3, An Iterative Method for Frame-Level Adaptive Wiener Interpolation Filters in Video Coding, Jianpeng Dong, Nam Ling, Santa Clara University, Santa Clara, CA, USA, Page(s): 113-117

M2-4, A Theoretical Model and Study of Weighted MCTF Residual Energy, Fengling Li<sup>1</sup>, Nam Ling<sup>1</sup>,<sup>1</sup>Department of Computer Engineering, Santa Clara University, Santa Clara, CA; Stephen A. Chiappari<sup>2</sup>, <sup>2</sup>Department of Applied Mathematics, Santa Clara University, Santa Clara, CA, USA, Page(s): 118-123

M2-5, VSIP : Video Specific Instruction Set Processor for H.264/AVC, Sung Dae Kim, Jeong Hoo Lee, Chung Jin Hyun and Myung H. Sunwoo, School of Electrical and Computer Engineering, Ajou University, Korea, Page(s): 124-129

M2-6, Motion Compensated Frame Rate Conversion Using a Specialized Instruction Set Processor, Nicolas Beucher, Normand Bélanger, Yvon Savaria, and Guy Bois, Electrical Engineering Department, École Polytechnique de Montréal, Montréal, Qc, Canada, Page(s): 130-135

### IM3: Programmable and Reconfigurable DSP Architectures

M3-1, High-Speed Pipelined ECC Processor on FPGA, William Chelton and Mohammed Benaissa, Department of Electronic & Electrical Engineering, University of Sheffield, Sheffield, UK, Page(s): 136-141

M3-2, A Reconfigurable Application Specific Instruction Set Processor for Viterbi and Log-MAP Decoding, Timo Vogt, and Norbert Wehn, Microelectronic Systems Design Research Group, University of Kaiserslautern, Germany, Page(s): 142-147

M3-3, Lossless Compression Using Two-Level and Multilevel Boolean Minimization, Jeehong Yang<sup>1</sup>, Serap A. Savari<sup>1</sup>, and Oskar Mencercv<sup>2</sup>, <sup>1</sup>Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI, USA, <sup>2</sup>Department of Computing, Imperial College, London. United Kingdom, Page(s): 148-152

M3-4, Limiting Flexibility in Multiplication over  $GF(2^m)$ : A Design Methodology, William Chelton and Mohammed Benaissa, Department of Electronic & Electrical Engineering, University of Sheffield, Sheffield, England, Page(s): 153-156

M3-5, 0.35  $\mu$ m 22 $\mu$ W Multiphase Programmable Clock Generator for Circular Memory SC FIR Filter For Wireless Sensor Applications, R. Długosz<sup>1,2</sup>, K. Iniewski<sup>2</sup>, T. Talaśka<sup>3</sup>, <sup>1</sup> Poznań University of Technology, Poland, <sup>2</sup> University of Alberta, ECE Dep., Edmonton Alberta, Canada, <sup>3</sup> University of Technology and Agriculture, Faculty of Telecomm. and Electrical Engineering, Poland, Page(s): 157-160

### IM4: Multiple-Input-Multiple-Output (MIMO) wireless systems II

M4-1, Semi-Blind Channel Estimation for OFDM using Least Squares, Ifiok Jarlath Umoh, Tokunbo Ogunfumi, Dept. of Electrical Engineering, Santa Clara University, Santa Clara, U.S.A, Page(s): 161-164

M4-2, A ROBUST BAND-TRACKING PACKET DETECTOR (BT-PD) IN OFDM-BASED ULTRA-WIDEBAND SYSTEMS, Jyh-Ting (Justin) Lai, Chun-Yuan Chu, An-Yeu (Andy) Wu, and Wen-Chiang Chen\*, Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, \*Faraday Technology Corporation, Page(s): 165-170

M4-3, A LOW COST PACKET DETECTOR IN OFDM-BASED ULTRA-WIDEBAND SYSTEMS, Jyh-Ting (Justin) Lai, Chun-Yuan Chu, An-Yeu (Andy) Wu, and Wen-Chiang Chen\*, Graduate

Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, \*Faraday Technology Corporation, Page(s): 171-176

M4-4, EM-based Channel Estimation for Space Time Block Coded MIMO OFDM Systems, Haideh M. Karkhanechi and Bernard C. Levy, Electrical and Computer Engineering Department, University of California, Davis, USA, Page(s): 177-181

M4-5, FPGA Implementation of Pipelined Architecture for Optical Imaging Distortion Correction, Lin Qiang and Nigel M Allinson, Department of Electronic and Electrical Engineering, Laboratory of Image and Vision Engineering, University of Sheffield, Sheffield, UK Page(s): 182-187

#### LT1: Low Power

PT1-1, A Low-Power Folded Programmable FIR Architecture, Li-Hsun Chen, Oscar T.-C. Chen, Signal and Media Laboratories, Department of Electrical Engineering, National Chung Cheng University, Taiwan, Page(s): 188-193

PT1-2, An Examination of the Effect of Feature Size Scaling on Effective Power Consumption in Analog to Digital Converters, Keith Boyle<sup>1</sup>, Sai Mohan Kilambi<sup>1</sup>, Rafal Dlugosz<sup>1,2</sup>, Kris Iniewski<sup>1</sup>, Vincent Gaudet<sup>1</sup>, <sup>1</sup> Department of Electrical and Computer Engineering, University of Alberta Edmonton, AB Canada, <sup>2</sup> University of Neuchâtel, Institute of Microtechnology, Neuchâtel, Switzerland, Page(s): 194-199

PT1-3, Low-Power Saturated Arithmetic and its Application in VLSI Architectures for OFDM Modems, K. Karagianni<sup>1,2</sup>, V. Paliouras<sup>1</sup>, and Th. Giannopoulos<sup>1</sup>, <sup>1</sup>Electrical & Computer Eng. Dept., University of Patras, Greece, <sup>2</sup>Computer Engineering & Informatics Dept., University of Patras, Greece, Page(s): 200-204

PT1-4, Low Power Trellis Decoder with Overscaled Supply Voltage, Yang Liu\*, Tong Zhang\*, and Jiang Hu†, \*ECSE Department, Rensselaer Polytechnic Institute, Troy, NY, † Department of ECE, Texas A&M University, College Station, TX, USA, Page(s): 205-208

#### LT2: Coding and Compression

PT2-1, Simplified Criteria for Early Iterative Decoding Termination, Spyros Gidaros and Vassilis Paliouras, Electrical and Computer Engineering Department, University of Patras, PATRAS, Greece, Page(s): 209-214

PT2-2, Fixed-to-Variable Length Source Coding Using Turbo Codes, Javad Haghghat, Walaa Hamouda, and M. Reza Soleymani, Department of Electrical and Computer Engineering, Concordia University, Montreal, Quebec, Canada, Page(s): 215-219

PT2-3, Partly Parallel Overlapped Sum-Product Decoder Architectures for Quasi-Cyclic LDPC Codes, Ning Chen, Yongmei Dai, and Zhiyuan Yan, Department of Electrical and Computer Engineering, Lehigh University, USA, Page(s): 220-225

PT2-4, On the Effects of Colored Noise on the Performance of LDPC Codes, Saeed Sharifi Tehrani, Bruce F. Cockburn and Stephen Bates, Department of Electrical and Computer Engineering, University of Alberta, Edmonton, AB, Canada, Page(s): 226-231

PT2-5, An Optimal Adaptive M-PSK Carrier Phase Detector Suitable for Fixed-Point Hardware Implementation within FPGAs and ASICs, Yair Linn, University of British Columbia, Vancouver, BC, Canada, Page(s): 232-237

*IT1: System On Chip*

T1-1, Automated derivation of NoC Communication Specifications from Application Constraints, Samuel Evain<sup>1</sup>, Jean-Philippe Diguët<sup>1</sup>, Milad El Khodary<sup>1</sup>, Dominique Houzet<sup>2</sup>, <sup>1</sup>Université de Bretagne Sud, LESTER, Rue de Saint-Maudé, France, <sup>2</sup>Université de Rennes 1, France, Page(s): 238-243

T1-2, Design Space Exploration of DSP Applications Based on Behavioral Description Models, F. Thabet, P. Coussy, D. Heller, E. Martin, LESTER-CNRS, Université de Bretagne Sud, Page(s): 244-249

T1-3, Evaluating SoC Network Performance in MPEG-4 Encoder, Ari Kulmala, Erno Salminen, Marko Hännikäinen, and Timo D. Hämäläinen, Tampere University of Technology, Institute of Digital and Computer Systems, Tampere, Finland, Page(s): 250-255

T1-4, Transparent Embedded Compression in Systems-on-Chip, A. K. Riemens<sup>1</sup>, R. J. van der Vleuten<sup>1</sup>, P. van der Wolf<sup>1</sup>, G. Jacob<sup>2</sup>, J. W. van de Waerdt<sup>2</sup>, J. G. Janssen<sup>2</sup>, <sup>1</sup>Philips Research, Eindhoven, Netherlands, <sup>2</sup>Philips Semiconductors, San Jose, CA, USA, Page(s): 256-261

T1-5, Low Complexity Implementations of Sum-Product Algorithm for Decoding Low-Density Parity-Check Codes, Daesun Oh and Keshab K. Parhi, Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN USA, Page(s): 262-267

T1-6, Spatial Optical Distortion Correction in an FPGA, Lin Qiang and Nigel M Allinson, Department of Electronic and Electrical Engineering, Laboratory of Image and Vision Engineering, University of Sheffield, Sheffield, UK, Page(s): 268-273

*IT2: Design Methodologies and CAD Tools for VLSI signal processing systems*

T2-1, Automated Architectural Exploration for Signal Processing Algorithms, Ramsey Hourani, Ravi Jenkal, W. Rhett Davis, Winser Alexander, Electrical and Computer Engineering Department, North Carolina State University, USA, Page(s): 274-279

T2-2, Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems, Caaliph Andriamisaina<sup>1</sup>, Bertrand Le Gal<sup>2</sup> and Emmanuel Casseau<sup>1</sup>, <sup>1</sup>LESTER lab., CNRS FRE2734, UBS University, France, <sup>2</sup>IRISA-R2D2 lab., Rennes I University, France, Page(s): 280-285

T2-3, Automatic Generation of Programmable Parallel CRC & Scrambler Designs, Yin-Tsung Hwang<sup>1</sup>, Jiun-Yan Chen<sup>2</sup>, Ming-Hwa Sheu<sup>2</sup>, <sup>1</sup>EE department, National Chung-Hsing University, Taichung, Taiwan, <sup>2</sup>EE department, National Yunlin University of Science & Technology, Yunlin, Taiwan, Page(s): 286-291

T2-4, Instruction Transfer And Storage Exploration for Low Energy VLIWs, Tom Vander Aa, Murali Jayapala, Henk Corporaal, Francky Catthoor, Geert Deconinck, IMEC, Belgium, Page(s): 292-297

### IT3: Industrial Applications

T3-1, Fault Tolerance of Quantized Unitary Precoders, Ali Yazdan Panah, and Rodney G. Vaughan, Simon Fraser University, Burnaby British Columbia, Page(s): 298-302

T3-2, Low-Power High-Throughput BCH Error Correction VLSI Design for Multi-Level Cell NAND Flash Memories, Wei Liu, Junrye Rho, and Wonyong Sung, School of Electrical Engineering, Seoul National University, Shillim-dong, Kwanak-gu, Seoul, Korea, Page(s): 303-308

T3-3, A SHORTENED IMPULSE RESPONSE FILTER (SIRF) SCHEME FOR COST-EFFECTIVE ECHO CANCELLER DESIGN OF 10GBASE-T ETHERNET SYSTEM, Ming-Feng Hsu, Yen-Liang Chen, Kai-Yuan Jheng, and An-Yeu (Andy) Wu, Graduate Institute of Electronics Engineering, National Taiwan University, Taiwan, Page(s): 309-312

T3-4, ON THE CONVERGENCE OF THE FREQUENCY-DOMAIN LMS ADAPTIVE FILTER USING LMS-DFT, Tokunbo Ogunfunmi and Thomas Paul, Santa Clara University, Santa Clara, CA, USA, Page(s): 313-320

### IT4: Programmable and Reconfigurable DSP Architectures

T4-1, FPGA Implementation of Adaptive Filters based on GSFAP using Log Arithmetic, Milan Tichy<sup>1</sup> and Jan Schier<sup>1</sup>, <sup>1</sup>Institute of Information Theory and Automation, Academy of Sciences of the Czech Republic, Prague, Czech Republic; David Gregg<sup>2</sup>, <sup>2</sup>University of Dublin Trinity College, Dublin, Ireland, Page(s): 321-326

T4-2, SystemC Model of an Interoperative GPS/Galileo Code Correlator Channel, Heikki Hurskainen and Jari Nurmi, Tampere University of Technology, Institute of Digital and Computer Systems, Finland, Page(s): 327-332

T4-3, DESIGN AND OPTIMIZATION OF A PROGRAMMABLE INSTRUCTION DECODER, FOR, DSP ARCHITECTURE, Yong-Kyu Jung, A&M University, Texas, USA, Page(s): 333-338

T4-4, Carry Prediction and Selection for Truncated Multiplication, Romain Michard<sup>1</sup>, Arnaud Tisserand<sup>2</sup> and Nicolas Veyrat-Charvillon<sup>1</sup>, <sup>1</sup>Ar'enaire project, LIP (CNRS-ENSL-INRIA-UCBL), Ecole Normale Sup'erieure de Lyon, Lyon, France, <sup>2</sup>Arith group, LIRMM (CNRS-Univ. Montpellier II), Montpellier, France, Page(s): 339-344

T4-5, Carry Estimation for Two's Complement Fixed-Width Multipliers, Yen-Chin Liao, Hsie-Chia Chang, and Chih-Wei Liu, Department of Electronics Engineering National Chiao Tung University Hsinchu, Taiwan, Page(s): 345-350

T4-6, Subword-Parallel VLIW Architecture Exploration for Multimode Software Defined Radio, T. Schuster<sup>1</sup>, D. Novo Bruna<sup>1,2</sup>, B. Bougard<sup>1,2</sup>, V. Derudder<sup>1,3</sup>, A. Hoffmann<sup>3</sup>, L. Van der Perre<sup>1</sup>, <sup>1</sup>IMEC Leuven, Belgium, <sup>2</sup>K. U. Leuven, Department of Electrical Engineering Leuven, Belgium, <sup>3</sup>Coware, Inc. San Jose, USA, Page(s): 351-356

### IT5: Image and Machine Vision

T5-1, On The Identification of Snow Movements on Roads, Jun Cai<sup>1</sup> Muzamil Pervez<sup>1</sup> Mohamed Shehata; <sup>1,2</sup>Robert Johannesson Wael Badawy <sup>1,3</sup> Ahmad Radmanesh<sup>1</sup>, University of Calgary, Calgary, Alberta, Canada; <sup>2</sup>Shoubra Faculty of Engineering, Benha University, Cairo, Egypt; <sup>3</sup>Smart Camera Technologies Inc., Calgary, Alberta, Canada; <sup>4</sup>The City of Calgary, Transportation Dept./Signals Division, Calgary, Alberta, Canada, Page(s): 357-361



T5-2, Software-Controlled Scratchpad Mapping Strategies for Wavelet-Based Applications, Bert Geelen<sup>1,2</sup>, Aris Ferentinos<sup>1,3</sup>, Francky Catthoor<sup>1,2</sup>, Arnout Vandecappelle<sup>1</sup>, Gauthier Lafruit<sup>1</sup>, Thanos Stouraitis<sup>3</sup>, Rudy Lauwereins<sup>1,2,4</sup>, Diederik Verkest<sup>1,2,5</sup>, <sup>1</sup>IMEC vzw, Leuven, Belgium, <sup>2</sup>Department of Electrical Engineering, Katholieke Universiteit Leuven, Belgium, <sup>3</sup>Department of Electrical and Computer Engineering, University of Patras, Greece, <sup>4</sup>IBBT, Interdisciplinary institute for BroadBand Technology, Belgium, <sup>5</sup>Department of Electrical Engineering, Vrije Universiteit Brussel, Belgium, Page(s): 362-367

T5-3, An Area Efficient Real-time CAVLC IP-Block towards the H.264/AVC Encoder, Choudhury A. Rahman and Wael Badawy, Laboratory for Integrated Video Systems (LIVS), University of Calgary, Calgary, Alberta, Canada, Page(s): 368-371

T5-4, A Method for Object Tracking using Shape Matching, QI Xiaoping, ZHANG Qiheng, OUYANG Yimin, MA Jiaguang Institute of Optics and Electronics, Chinese Academy of Sciences, Chengdu, China, Page(s): 372-376

T5-5, Efficient Memory Reuse and Sub-Pixel Interpolation Algorithms for ME/MC of H.264/AVC, Choong Jin Hyun, Sung Dae Kim and Myung H. Sunwoo, School of Electrical and Computer Engineering, Ajou University, Suwon, Korea, Page(s): 377-382

T5-6, An efficient data reuse motion estimation engine, Sumeer Goel, Yasser Ismail, Parimal Devulapalli, Jason McNeely, and Magdy A. Bayoumi; Center for Advanced Computer Studies, University of Louisiana at Lafayette, USA, Page(s): 383-386

#### LW1: Programmable and Reconfigurable DSP Architectures

PW1-1, A VLSI 8x8 MIMO Near-ML Decoder Engine, Geoff Knagge<sup>1</sup>, Mark Bickerstaff<sup>2</sup>, Brett Ninness<sup>1</sup>, Steven R. Weller<sup>1</sup> and Graeme Woodward<sup>2</sup>, <sup>1</sup>School of Electrical Engineering and Computer Science University of Newcastle, Callaghan, Australia, <sup>2</sup>Agere Systems, Australia, Page(s): 387-392

PW1-2, An energy-efficient reconfigurable baseband processor for flexible radios, Ada S. Y. Poon, Department of Electrical and Computer Engineering, University of Illinois at Urbana-Champaign, USA, Page(s): 393-398

PW1-3, SMARTMIMO: ENERGY-AWARE ADAPTIVE MIMO-OFDM RADIO LINK CONTROL FOR WIRELESS LOCAL AREA NETWORKS, Bruno Bougard<sup>12</sup>, Gregory Lenoir<sup>13</sup>, Antoine Dejonghe<sup>13</sup>, Liesbet Van der Perre<sup>1</sup>, Francky Catthoor<sup>12</sup>, Wim Dehaene<sup>2</sup>, <sup>1</sup>IMEC, Leuven, Belgium, <sup>2</sup>K. U. Leuven, Department of Electrical Engineering, Leuven, Belgium, <sup>3</sup>IBBT, Gent, Belgium, Page(s): 399-404

PW1-4, Architecture-aware LDPC Code Design For Software Defined Radio, Yuming Zhu and Chaitali Chakrabarti, Department of Electrical Engineering, Arizona State University, Tempe, USA, Page(s): 405-410

#### LW2: ASIC and Architectures

PW2-1, ADAPTIVE TAP MANAGEMENT IN MULTI-GIGABIT ECHO & NEXT CANCELLERS, Jie Chen and Keshab K. Parhi, Department of Electrical and Computer Engineering, University of Minnesota, Minneapolis, MN, USA, Page(s): 411-415

PW2-2, Analog-Counter-Based Conscience Mechanism in Kohonen's Neural Network Implemented in CMOS 0.18  $\mu\text{m}$  Technology, Tomasz Talaška, Ryszard Wojtyna, Rafał

Długosz, Krzysztof Iniewski, Witold Pedrycz, University of Technology and Agriculture, Faculty of Telecomm. and Electrical Engineering, Poland, Page(s): 416-421

PW2-3, ON-LINE MSR-CORDIC VLSI ARCHITECTURE WITH APPLICATIONS TO COST-EFFICIENT ROTATION-BASED ADAPTIVE FILTERING SYSTEMS, Tzu-Hao Yu, Chi-Li Yu, Kai-Yuan Jheng, and An-Yeu (Andy) Wu, Graduate Institute of Electronics Engineering, and Department of Electrical Engineering, National Taiwan University, Taiwan, Page(s): 422-427

PW2-4, Design and Implementation of JPEG 2000 Codec with Bit-Plane Scalable Architecture, Yu-Wei Chang, Chih-Chi Chen, Chun-Chia Chen, Hung-Chi Fang, and Liang-Gee Chen, DSP/IC Design Lab, Graduate Institute of Electronics Engineering and Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, Page(s): 428-433

PW2-5, A Low-Complexity PTS-based PAPR Reduction Technique for OFDM Signals without Transmission of Side Information, Th. Giannopoulos and V. Paliouras, Electrical & Computer Engineering Department, University of Patras, Greece, Page(s): 434-439