

# **Proceedings 12th IEEE International Symposium on High Performance Computer Architecture (HPCA)**

**Austin TX  
11-15 February 2006**



**IEEE Catalog Number:  
ISBN:**

**06TH8836  
0-7803-9368-6**

**Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.  
All Rights Reserved**

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republications permission, write to IEEE Copyrights Manager, IEEE Operations Center, 445 Hoes Lane, Piscataway, New Jersey USA 08854. All rights reserved.

IEEE Catalog Number:                   06TH8836  
ISBN:                                        0-7803-9368-6  
ISSN:                                        1530-0897

**Additional Copies of This Publication Are Available from:**

IEEE Service Center  
445 Hoes Lane  
Piscataway, NJ 08854  
IEEE Service Center  
445 Hoes Lane  
Piscataway, NJ 08854  
Phone:           (800) 678-IEEE  
                  (732) 981-1393  
Fax:             (732) 981-9667  
E-mail: [customer-service@ieee.org](mailto:customer-service@ieee.org)

# Table of Contents

<b>Keynote Address I</b>	
<b>New Architectures for a New Biology .....</b>	<b>1</b>
<i>David E. Shaw</i>	
<b>BulletProof: A Defect-Tolerant CMP Switch Architecture .....</b>	<b>2</b>
<i>Kypros Constantinides, Stephen Plaza, Jason Blome, Bin Zhang, Valeria Bertacco, Scott Mahlke, Todd Austin, Michael Orshansky</i>	
<b>CMP Design Space Exploration Subject to Physical Constraints .....</b>	<b>14</b>
<i>Yingmin Li, Benjamin Lee, David Brooks, Zhigang Hu, Kevin Skadron</i>	
<b>Exploiting Parallelism and Structure to Accelerate the Simulation of Chip Multi-processors .....</b>	<b>26</b>
<i>David A. Penry, Daniel Fay, David Hodgdon, Ryan Wells, Graham Schelle, David I. August, Dan Connors</i>	
<b>An Approach for Implementing Efficient Superscalar CISC Processors.....</b>	<b>38</b>
<i>Shiliang Hu, Ilhyun Kim, Mikko H. Lipasti, James E. Smith</i>	
<b>A Decoupled KILO-Instruction Processor .....</b>	<b>50</b>
<i>Miquel Pericas, Adrian Cristal, Ruben Gonzalez, Daniel A. Jimenez, Mateo Valero</i>	
<b>Store Vectors for Scalable Memory Dependence Prediction and Scheduling .....</b>	<b>62</b>
<i>Samantika Subramaniam, Gabriel H. Loh</i>	
<b>Dynamic Power-Performance Adaptation of Parallel Computation on Chip Multiprocessors.....</b>	<b>74</b>
<i>Jian Li, Jose F. Martinez</i>	
<b>Last Level Cache (LLC) Performance of Data Mining Workloads On a CMP - A Case Study of Parallel Bioinformatics Workloads .....</b>	<b>85</b>
<i>Matthew Mattina, Bruce Jacob, Amer Jaleel</i>	
<b>Construction and Use of Linear Regression Models for Processor Performance Analysis.....</b>	<b>96</b>
<i>P. J. Joseph, Kapil Vaswani, Matthew J. Thazhuthaveetil</i>	
<b>Keynote Address II</b>	
<b>Chip-multiprocessing and Beyond .....</b>	<b>106</b>
<i>Per Stenstrom</i>	
<b>Probabilistic Counter Updates for Predictor Hysteresis and Stratification .....</b>	<b>107</b>
<i>Nicholas Riley, Craig Zilles</i>	
<b>Phase Characterization for Power: Evaluating Control-Flow-Based and Event-Counter-Based Techniques.....</b>	<b>118</b>
<i>Canturk Isci, Margaret Martonosi</i>	
<b>DMA-Aware Memory Energy Management.....</b>	<b>130</b>
<i>Vivek Pandey, Weihang Jiang, Yuanyuan Zhou, Ricardo Bianchini</i>	
<b>Increasing the Cache Efficiency by Eliminating Noise.....</b>	<b>142</b>
<i>Prateek Pujara, Aneesh Aggarwal</i>	
<b>Retention-Aware Placement in DRAM (RAPID): Software Methods for Quasi-Non-Volatile DRAM.....</b>	<b>152</b>
<i>Ravi K. Venkatesan, Stephen Herr, Eric Rotenberg</i>	
<b>Completely Verifying Memory Consistency of Test Program Executions.....</b>	<b>163</b>
<i>Chaiyasit Manovit, Sudheendra Hangal</i>	
<b>Understanding the Performance-Temperature Interactions in Disk I/O of Server Workloads .....</b>	<b>173</b>
<i>Youngjae Kim, Sudhanva Gurumurthi, Anand Sivasubramaniam</i>	
<b>High Performance File I/O for The Blue Gene/L Supercomputer .....</b>	<b>184</b>
<i>H. Yu, R. K. Sahoo, C. Howson, G. Almasi, J. G. Castanos, M. Gupta, J. E. Moreira, J. J. Parker, T. E. Engelsiepen, R. B. Ross, R. Thakur, R. Latham, W. D. Gropp</i>	

# Table of Contents

<b>Industrial perspectives on Challenges for Next-Generation Computer Systems</b> .....	194
<i>Chair: Mazin Yousif</i>	
<b>Industrial perspectives on Challenges for Next-Generation Computer Systems</b> .....	195
<i>Chair: Mazin Yousif</i>	
<b>Industrial perspectives on Challenges for Next-Generation Computer Systems</b> .....	196
<i>Chair: Mazin Yousif</i>	
<b>ReViveI/O: Efficient Handling of I/O in Highly-Available Rollback-Recovery Servers</b> .....	197
<i>Jun Nakano, Pablo Montesinos, Kourosh Gharachorloo, Josep Torrellas</i>	
<b>Reducing Resource Redundancy for Concurrent Error Detection Techniques in High Performance Microprocessors</b> .....	209
<i>Sumeet Kumar, Aneesh Aggarwal</i>	
<b>InfoShield: A Security Architecture for Protecting Information Usage in Memory</b> .....	219
<i>Weidong Shi, Joshua B. Fryman, Guofei Gu, Hsien-Hsin S. Lee, Youtao Zhang, Jun Yang</i>	
<b>CORD: Cost-effective (and nearly overhead-free) Order-Recording and Data race detection</b> .....	229
<i>Milos Prvulovic</i>	
<b>Software-Hardware Cooperative Memory Disambiguation</b> .....	241
<i>Ruke Huang, Alok Garg, Michael Huang</i>	
<b>LogTM: Log-based Transactional Memory</b> .....	251
<i>Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill, David A. Wood</i>	
<b>The Common Case Transactional Behavior of Multithreaded Programs</b> .....	263
<i>JaeWoong Chung, Hassan Chafi, C. Cao Minh, Austen McDonald, Brian Carlstrom, Christos Kozyrakis, Kunle Olukotun</i>	
<b>Speculative Synchronization and Thread Management for Fine Granularity Threads</b> .....	275
<i>Alex Gontmakher, Avi Mendelson, Assaf Schuster, Gregory Shklover</i>	
<b>Efficient Instruction Schedulers for SMT Processors</b> .....	285
<i>Joseph J. Sharkey, Dmitry V. Ponomarev</i>	