


Proceedings

IEEE 17th International Conference on Application-specific Systems, Architectures and Processors

Steamboat Springs, Colorado, USA
September 11-13, 2006



Los Alamitos, California
Washington • Tokyo

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.

All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2682

ISBN 0-7695-2682-9

ISBN 978-0-7695-2682-9

ISSN Number 1063-6862

Additional copies may be ordered from:


IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
<http://computer.org/cspress>
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
[http://shop.ieee.org/store/
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: <reprints@computer.org>

Editorial production by Bob Werner
Cover art production by Joe Daigle/Studio Productions
Printed in the United States of America by The Printing House



IEEE Computer Society
Conference Publishing Services
<http://www.computer.org/proceedings/>

Table of Contents: ASAP'06

17th IEEE International Conference on Application-specific Systems, Architectures and Processors

Message from the Conference Chairs	x
Conference Organizers	xii
Program Committee	xiii
External Referees	xiv

Keynote

Programming Modern FPGA Platforms
Ivo Bolsens

Session 1: Configurable Computing Machines (Invited)

Configurable Computing Platforms—Promises, Promises

Carl Ebeling 3

The Mythical CCM: In Search of Usable (and Reusable) FPGA-Based General Computing Machines

Brent Nelson 5

Session 2: Processing, Storage and Network On-Chip

Cross Layer Design to Multi-thread a Data-Pipelining Application on a Multi-processor on Chip

Bo-Cheng Charles Lai, Patrick Schaumont, Wei Qin, and Ingrid Verbauwhede 15

The Molen FemtoJava Engine

Julio C.B. Mattos, Stephan Wong, and Luigi Carro 19

A Generic Multi-Phase On-Chip Traffic Generation Environment

Antoine Scherrer, Antoine Fraboulet, and Tanguy Risset 23

Minimum Cost for Channels and Registers in Processor Arrays by Avoiding Redundancy

Sebastian Siegel and Renate Merker 28

NoC Hot Spot Minimization Using AntNet Dynamic Routing Algorithm

Massoud Daneshitalab, Ashkan Sobhani, A. Afzali-Kusha, O. Fatemi, and Z. Navabi 33

Session 3: Configurable Processors and Tools (Invited)

Recent Developments in Configurable and Extensible Processors

Grant Martin 39

Software Configurable Processors

Jeffrey Arnold 45

Reconfigurable Hardware and Software Architectural Constructs for the
Enablement of Resilient Computing Systems

Paul Master 50

Application Specific Processing: A Tools Approach _____	56
<i>Drew Taussig, Andreas Hoffmann, Achim Nohl, and Andrea Kroll</i>	

Session 4: Parallel Connection Architectures

Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions _____	65
<i>Yedidya Hilewitz and Ruby B. Lee</i>	

A Mesh-of-Trees Interconnection Network for Single-Chip Parallel Processing _____	73
<i>Aydin Balkan, Gang Qu, and Uzi Vishkin</i>	

Reconfigurable Shuffle Network Design in LDPC Decoders _____	81
<i>Jun Tang, Tejas Bhatt, Vishwas Sundaramurthy, and Keshab K. Parhi</i>	

2D-VLIW: An Architecture Based on the Geometry of Computation _____	87
<i>Ricardo Santos, Rodolfo Azevedo, and Guido Araujo</i>	

Session 5: Parallel Processing and Arithmetic

An Efficient Implementation of High-Accuracy Finite Difference Computing Engine on FPGAs _____	95
<i>Chuan He, Guan Qin, Mi Lu, and Wei Zhao</i>	

Performance Evaluation of a Novel Direct Table Lookup Method and Architecture with Application to 16-bit Integer Functions _____	99
<i>L. Li, Alex Fit-Florea, M.A. Thornton, and D.W. Matula</i>	

Design of Radix 4 SRT Dividers in 65 Nanometer CMOS Technology _____	105
<i>Tung N. Pham and Earl E. Swartzlander, Jr.</i>	

Describing Quantum Circuits with Systolic Arrays _____	109
<i>Aasavari Bhave, Eurípides Montagne, and Edgar Granados</i>	

FPGA Implementation of Beamforming Receivers Based on MRC and NC-LMS for DS-CDMA System _____	114
<i>Elie Sarraf, Messaoud Ahmed-Ouameur, and Daniel Massicotte</i>	

Low Complexity Design of High Speed Parallel Decision-Feedback Equalizers _____	118
<i>Daesun Oh and Keshab K. Parhi</i>	

Session 6: Arithmetic: Analysis and Implementation

Quantitative Analysis of Embedded FPGA-Architectures for Arithmetic _____	125
<i>T. von Sydow, B. Neumann, H. Blume, and T.G. Noll</i>	

A Cost Effective Pipelined Divider for Double Precision Floating Point Number _____	132
<i>Sandeep B. Singh, Jayanta Biswas, and S.K. Nandy</i>	

A 64-bit Decimal Floating-Point Comparator _____	138
<i>Ivan D. Castellanos and James E. Stine</i>	

Pipelined Range Reduction for Floating Point Numbers _____	145
<i>Francisco J. Jaime, Julio Villalba, Javier Hormigo, and Emilio L. Zapata</i>	

Session 7: 20th Anniversary Review—Array Processors (Invited)

Systolic FFT Processors: Past, Present and Future _____	153
<i>Earl E. Swartzlander, Jr.</i>	
From Bit Level Systolic Arrays to HDTV Processor Chips _____	159
<i>John V. McCanny, Roger F. Woods, and John G. McWhirter</i>	
The UCSC Kestrel Application-Unspecific Processor _____	163
<i>Richard Hughey and Andrea Di Blas</i>	
Multicore Processors as Array Processors: Research Opportunities _____	169
<i>Peter Cappello</i>	

Session 8: Analysis and Optimizations

Analysis of a Fully-Scalable Digital Fractional Clock Divider _____	173
<i>Thomas Preußner and Rainer G. Spallek</i>	
Voltage Assignment and Loop Scheduling for Energy Minimization while Satisfying Timing Constraint with Guaranteed Probability _____	178
<i>Meikang Qiu, Chun Xue, Qingfeng Zhuge, Zili Shao, Meilin Liu, and Edwin H.-M. Sha</i>	
Parallel Processing Based Power Reduction in a 256 State Viterbi Decoder _____	182
<i>Woo Hyung Lee and Pinaki Mazumder</i>	
Affine Nested Loop Programs and their Binary Parameterized Dataflow Graph Counterparts _____	186
<i>Ed F. Depretere, Todor Stefanov, Shuvra S. Bhattacharyya, and Mainak Sen</i>	
Polyhedral Modeling and Analysis of Memory Access Profiles _____	191
<i>Philippe Clauss and Bénédicte Kenmei</i>	

Session 9: 20th Anniversary Review—Optimizations and Applications (Invited)

Array Processing Using Alternate Arithmetic—A 20 Year Legacy _____	199
<i>Graham A. Jullien</i>	
Loop Transformation Methodologies for Array-Oriented Memory Management _____	205
<i>F. Balasa, P.G. Kjeldsberg, M. Palkovic, A. Vandecappelle, and F. Catthoor</i>	
An Overview of Systolic Array Concepts and Applications for Linear Algebra and Signal Processing _____	213
<i>Kung Yao and Flavio Lorenzelli</i>	
Three Computationally Demanding Problems in Search of ASAP Solutions _____	214
<i>Daniel Lopresti</i>	

Session 10: Energy and Performance Optimizations

Parameterized Looped Schedules for Compact Representation of Execution Sequences _____	223
<i>Ming-Yung Ko, Claudiu Zissulescu, Sebastian Puthenpurayil, Shuvra S. Bhattacharyya, Bart Kienhuis, and Ed Depretere</i>	
An Improved Systolic Architecture for LU Decomposition _____	231
<i>DaeGon Kim and Sanjay Rajopadhye</i>	

Dual-Processor Design of Energy Efficient Fault-Tolerant System _____	239
<i>Shaoxiong Hua, Pushkin R. Pari, and Gang Qu</i>	
An Energy-Delay Efficient Subword Permutation Unit _____	245
<i>Giorgos Dimitrakopoulos, Christos Mavrokefalidis, Kostas Galanopoulos, and Dimitris Nikolos</i>	
Session 11: Video, Coding and Cryptography	
Architecture Design of an H.264/AVC Decoder for Real-Time FPGA Implementation _____	253
<i>Thomas Warsaw and Marcin Lukowiak</i>	
Dynamic Voltage Scaling for Power Efficient MPEG4-SP Implementation _____	257
<i>Antonio Portero, Guillermo Talavera, Marius Montón, Borja Martínez, Francky Catthoor, and Jordi Carrabina</i>	
Dynamic-SIMD for Lens Distortion Compensation _____	261
<i>Bart Mesman, Hamed Fatemi, Henk Corporaal, and Twan Basten</i>	
High Speed Channel Coding Architectures for the Uncoordinated OR Channel _____	265
<i>Herwin Chan, Miguel Griot, Andres Vila Casado, Richard Wesel, and Ingrid Verbauwhede</i>	
Efficient Group Key Management with Tamper-resistant ISA Extensions _____	269
<i>Youtao Zhang, Jun Yang, and Lan Gao</i>	
Speeding Up AES by Extending a 32 bit Processor Instruction Set _____	275
<i>Guido Marco Bertoni, Luca Breveglieri, Roberto Farina, and Francesco Regazzoni</i>	
Session 12: Memory and Processor Synthesis	
Buffer and Register Allocation for Memory Space Optimization _____	283
<i>Youcef Bouchebaba, Gabriela Nicolescu, El Mostapha Aboulhamid, and F. Coelho</i>	
New Schemes in Clustered VLIW Processors Applied to Turbo Decoding _____	291
<i>Pablo Ituero and Marisa López-Vallejo</i>	
Evaluating Hardware Support for Reference Counting Using Software Configurable Processors _____	297
<i>Feng Xian, Witawas Srisa-an, and Hong Jiang</i>	
Architectural Support on Object-Oriented Programming in a JAVA Processor _____	303
<i>Yiyu Tan, Chihang Yau, and Anthony Fong</i>	
Session 13: Matrix and Imaging Designs	
Reconfigurable Fixed Point Dense and Sparse Matrix-Vector Multiply/Add Unit _____	311
<i>Humberto Calderón and Stamatis Vassiliadis</i>	
High Performance VLSI Architecture Design for H.264 CAVLC Decoder _____	317
<i>Mythri Alle, Jayanta Biswas, and S.K. Nandy</i>	
An FPGA-Based Application-Specific Processor for Efficient Reduction of Multiple Variable-Length Floating-Point Data Sets _____	323
<i>Gerald R. Morris, Richard D. Anderson, and Viktor K. Prasanna</i>	

A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing _____ 331
Hritam Dutta, Frank Hannig, Jürgen Teich, Benno Heigl, and Heinz Hornegger

Session 14: Cryptographic and Coding Applications

An Adaptable and Scalable Asymmetric Cryptographic Processor _____ 341
Neil Smyth, Máire McLoone, and John V. McCanny

Low-Cost Elliptic Curve Digital Signature Coprocessor for Smart Cards _____ 347
*Guerric Meurice de Dormale, Renaud Ambroise,
David Bol, Jean-Jacques Quisquater, and Jean-Didier Legat*

Throughput Optimized SHA-1 Architecture Using Unfolding Transformation _____ 354
Yong Ki Lee, Herwin Chan, and Ingrid Verbauwhede

Configurable, High Throughput, Irregular LDPC Decoder Architecture:
Trade-off Analysis and Implementation _____ 360
Marjan Karkooti, Predrag Radosavljevic, and Joseph R. Cavallaro

Author Index _____ **368**