Proceedings

IEEE 17th International Conference on Application-specific Systems, Architectures and Processors

Steamboat Springs, Colorado, USA
September 11-13, 2006



Los Alamitos, California
Washington • Tokyo

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.

All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2682
ISBN 0-7695-2682-9
ISBN 978-0-7695-2682-9
ISSN Number 1063-6862

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
http://computer.org/cspress
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
http://shop.ieee.org/store/
customer-service@ieee.org

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: <reprints@computer.org>

Editorial production by Bob Werner
Cover art production by Joe Daigle/Studio Productions
Printed in the United States of America by The Printing House



IEEE Computer Society
Conference Publishing Services
http://www.computer.org/proceedings/

Table of Contents: ASAP'06

17th IEEE International Conference on Application-specific Systems, Architectures and Processors

Message from the Conference Chairs ____ **x**
Conference Organizers ____ **xii**
Program Committee ____ **xiii**
External Referees ____ **xiv**

Keynote

Programming Modern FPGA Platforms
Ivo Bolsens

Session 1: Configurable Computing Machines (Invited)

Configurable Computing Platforms—Promises, Promises ____ 3
Carl Ebeling

The Mythical CCM: In Search of Usable (and Reusable) FPGA-Based General Computing Machines ____ 5
Brent Nelson

Session 2: Processing, Storage and Network On-Chip

Cross Layer Design to Multi-thread a Data-Pipelining Application on a Multi-processor on Chip ____ 15
Bo-Cheng Charles Lai, Patrick Schaumont, Wei Qin, and Ingrid Verbauwhede

The Molen FemtoJava Engine ____ 19
Julio C.B. Mattos, Stephan Wong, and Luigi Carro

A Generic Multi-Phase On-Chip Traffic Generation Environment ____ 23
Antoine Scherrer, Antoine Fraboulet, and Tanguy Risset

Minimum Cost for Channels and Registers in Processor Arrays by Avoiding Redundancy ____ 28
Sebastian Siegel and Renate Merker

NoC Hot Spot Minimization Using AntNet Dynamic Routing Algorithm ____ 33
Massoud Daneshtalab, Ashkan Sobhani, A. Afzali-Kusha, O. Fatemi, and Z. Navabi

Session 3: Configurable Processors and Tools (Invited)

Recent Developments in Configurable and Extensible Processors ____ 39
Grant Martin

Software Configurable Processors ____ 45
Jeffrey Arnold

Reconfigurable Hardware and Software Architectural Constructs for the Enablement of Resilient Computing Systems ____ 50
Paul Master

Application Specific Processing: A Tools Approach ____ 56
Drew Taussig, Andreas Hoffmann, Achim Nohl, and Andrea Kroll

Session 4: Parallel Connection Architectures

Fast Bit Compression and Expansion with Parallel Extract and Parallel Deposit Instructions ____ 65
Yedidya Hilewitz and Ruby B. Lee

A Mesh-of-Trees Interconnection Network for Single-Chip Parallel Processing ____ 73
Aydin Balkan, Gang Qu, and Uzi Vishkin

Reconfigurable Shuffle Network Design in LDPC Decoders ____ 81
Jun Tang, Tejas Bhatt, Vishwas Sundaramurthy, and Keshab K. Parhi

2D-VLIW: An Architecture Based on the Geometry of Computation ____ 87
Ricardo Santos, Rodolfo Azevedo, and Guido Araujo

Session 5: Parallel Processing and Arithmetic

An Efficient Implementation of High-Accuracy Finite Difference Computing Engine on FPGAs ____ 95
Chuan He, Guan Qin, Mi Lu, and Wei Zhao

Performance Evaluation of a Novel Direct Table Lookup Method and
Architecture with Application to 16-bit Integer Functions ____ 99
L. Li, Alex Fit-Florea, M.A. Thornton, and D.W. Matula

Design of Radix 4 SRT Dividers in 65 Nanometer CMOS Technology ____ 105
Tung N. Pham and Earl E. Swartzlander, Jr.

Describing Quantum Circuits with Systolic Arrays ____ 109
Aasavari Bhave, Eurípides Montagne, and Edgar Granados

FPGA Implementation of Beamforming Receivers Based on MRC and NC-LMS for DS-CDMA System ____ 114
Elie Sarraf, Messaoud Ahmed-Ouameur, and Daniel Massicotte

Low Complexity Design of High Speed Parallel Decision-Feedback Equalizers ____ 118
Daesun Oh and Keshab K. Parhi

Session 6: Arithmetic: Analysis and Implementation

Quantitative Analysis of Embedded FPGA-Architectures for Arithmetic ____ 125
T. von Sydow, B. Neumann, H. Blume, and T.G. Noll

A Cost Effective Pipelined Divider for Double Precision Floating Point Number ____ 132
Sandeep B. Singh, Jayanta Biswas, and S.K. Nandy

A 64-bit Decimal Floating-Point Comparator ____ 138
Ivan D. Castellanos and James E. Stine

Pipelined Range Reduction for Floating Point Numbers ____ 145
Francisco J. Jaime, Julio Villalba, Javier Hormigo, and Emilio L. Zapata

Session 7: 20th Anniversary Review—Array Processors (Invited)

Systolic FFT Processors: Past, Present and Future ____ 153
Earl E. Swartzlander, Jr.

From Bit Level Systolic Arrays to HDTV Processor Chips ____ 159
John V. McCanny, Roger F. Woods, and John G. McWhirter

The UCSC Kestrel Application-*Unspecific* Processor ____ 163
Richard Hughey and Andrea Di Blas

Multicore Processors as Array Processors: Research Opportunities ____ 169
Peter Cappello

Session 8: Analysis and Optimizations

Analysis of a Fully-Scalable Digital Fractional Clock Divider ____ 173
Thomas Preußer and Rainer G. Spallek

Voltage Assignment and Loop Scheduling for Energy Minimization while Satisfying Timing Constraint with Guaranteed Probability ____ 178
Meikang Qiu, Chun Xue, Qingfeng Zhuge, Zili Shao, Meilin Liu, and Edwin H.-M. Sha

Parallel Processing Based Power Reduction in a 256 State Viterbi Decoder ____ 182
Woo Hyung Lee and Pinaki Mazumder

Affine Nested Loop Programs and their Binary Parameterized Dataflow Graph Counterparts ____ 186
Ed F. Deprettere, Todor Stefanov, Shuvra S. Bhattacharyya, and Mainak Sen

Polyhedral Modeling and Analysis of Memory Access Profiles ____ 191
Philippe Clauss and Bénédicte Kenmei

Session 9: 20th Anniversary Review—Optimizations and Applications (Invited)

Array Processing Using Alternate Arithmetic—A 20 Year Legacy ____ 199
Graham A. Jullien

Loop Transformation Methodologies for Array-Oriented Memory Management ____ 205
F. Balasa, P.G. Kjeldsberg, M. Palkovic, A. Vandecappelle, and F. Catthoor

An Overview of Systolic Array Concepts and Applications for Linear Algebra and Signal Processing ____ 213
Kung Yao and Flavio Lorenzelli

Three Computationally Demanding Problems in Search of *ASAP* Solutions ____ 214
Daniel Lopresti

Session 10: Energy and Performance Optimizations

Parameterized Looped Schedules for Compact Representation of Execution Sequences ____ 223
Ming-Yung Ko, Claudiu Zissulescu, Sebastian Puthenpurayil, Shuvra S. Bhattacharyya, Bart Kienhuis, and Ed Deprettere

An Improved Systolic Architecture for LU Decomposition ____ 231
DaeGon Kim and Sanjay Rajopadhye

Dual-Processor Design of Energy Efficient Fault-Tolerant System 239
Shaoxiong Hua, Pushkin R. Pari, and Gang Qu

An Energy-Delay Efficient Subword Permutation Unit 245
Giorgos Dimitrakopoulos, Christos Mavrokefalidis, Kostas Galanopoulos, and Dimitris Nikolos

Session 11: Video, Coding and Cryptography

Architecture Design of an H.264/AVC Decoder for Real-Time FPGA Implementation 253
Thomas Warsaw and Marcin Lukowiak

Dynamic Voltage Scaling for Power Efficient MPEG4-SP Implementation 257
Antonio Portero, Guillermo Talavera, Marius Montón, Borja Martínez, Francky Catthoor, and Jordi Carrabina

Dynamic-SIMD for Lens Distortion Compensation 261
Bart Mesman, Hamed Fatemi, Henk Corporaal, and Twan Basten

High Speed Channel Coding Architectures for the Uncoordinated OR Channel 265
Herwin Chan, Miguel Griot, Andres Vila Casado, Richard Wesel, and Ingrid Verbauwhede

Efficient Group Key Management with Tamper-resistant ISA Extensions 269
Youtao Zhang, Jun Yang, and Lan Gao

Speeding Up AES by Extending a 32 bit Processor Instruction Set 275
Giudo Marco Bertoni, Luca Breveglieri, Roberto Farina, and Francesco Regazzoni

Session 12: Memory and Processor Synthesis

Buffer and Register Allocation for Memory Space Optimization 283
Youcef Bouchebaba, Gabriela Nicolescu, El Mostapha Aboulhamid, and F. Coelho

New Schemes in Clustered VLIW Processors Applied to Turbo Decoding 291
Pablo Ituero and Marisa López-Vallejo

Evaluating Hardware Support for Reference Counting Using Software Configurable Processors 297
Feng Xian, Witawas Srisa-an, and Hong Jiang

Architectural Support on Object-Oriented Programming in a JAVA Processor 303
Yiyu Tan, Chihang Yau, and Anthony Fong

Session 13: Matrix and Imaging Designs

Reconfigurable Fixed Point Dense and Sparse Matrix-Vector Multiply/Add Unit 311
Humberto Calderón and Stamatis Vassiliadis

High Performance VLSI Architecture Design for H.264 CAVLC Decoder 317
Mythri Alle, Jayanta Biswas, and S.K. Nandy

An FPGA-Based Application-Specific Processor for Efficient Reduction of Multiple Variable-Length Floating-Point Data Sets 323
Gerald R. Morris, Richard D. Anderson, and Viktor K. Prasanna

A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing _____ 331
Hritam Dutta, Frank Hannig, Jürgen Teich, Benno Heigl, and Heinz Hornegger

Session 14: Cryptographic and Coding Applications

An Adaptable and Scalable Asymmetric Cryptographic Processor _____ 341
Neil Smyth, Máire McLoone, and John V. McCanny

Low-Cost Elliptic Curve Digital Signature Coprocessor for Smart Cards _____ 347
Guerric Meurice de Dormale, Renaud Ambroise,
David Bol, Jean-Jacques Quisquater, and Jean-Didier Legat

Throughput Optimized SHA-1 Architecture Using Unfolding Transformation _____ 354
Yong Ki Lee, Herwin Chan, and Ingrid Verbauwhede

Configurable, High Throughput, Irregular LDPC Decoder Architecture:
Trade-off Analysis and Implementation _____ 360
Marjan Karkooti, Predrag Radosavljevic, and Joseph R. Cavallaro

Author Index _____ 368