Proceedings

The 21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems

Arlington, Virginia, USA
October 4-6, 2006

Los Alamitos, California
Washington • Tokyo

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.

All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2706
ISBN 0-7695-2706-X
ISBN 978-0-7695-2706-2
ISSN Number 1550-5774

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
http://computer.org/cspress
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
http://shop.ieee.org/store/
customer-service@ieee.org

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: <reprints@computer.org>

Editorial production by Bob Werner
Cover art production by Joe Daigle/Studio Productions
Printed in the United States of America by The Printing House



IEEE Computer Society
Conference Publishing Services
http://www.computer.org/proceedings/

Table of Contents: DFT 2006

21st IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems

Message from the Symposium Chairs ____ xi

Invited Talk

Single-Event-Upset Trends in Advanced CMOS Technologies
David Heidel

Session 1: Adaptive Design and Gate Level Redundancy

Adaptive Design for Performance-Optimized Robustness ____ 3
Ramyanshu Datta, Jacob Abraham, Abdulkadir Utku Diril, Abhijit Chatterjee, and Kevin Nowka

Employing On-Chip Jitter Test Circuit for Phase Locked Loop Self-Calibration ____ 12
Tian Xia, Stephen Wyatt, and Rupert Ho

Improving Yield and Defect Tolerance in Multifunction Subthreshold CMOS Gates ____ 20
Kristian Granhaug and Snorre Aunet

Gate Failures Effectively Shape Multiplexing ____ 29
Valeriu Beiu, Walid Ibrahim, Yaser Ali Alkhawwar, and Mawahib Sulieman

Session 2: Delay Test

Test Generation for Open Defects in CMOS Circuits ____ 41
Narendra Devta-Prasanna, Arun Gunda, Prabhakaran Krishnamurthy, Sudhakar Reddy, and Irith Pomeranz

Implicit Critical PDF Test Generation with Maximal Test Efficiency ____ 50
Kyriakos Christou, Maria Michael, and Spyros Tragoudas

Selecting High-Quality Delay Tests for Manufacturing Test and Debug ____ 59
Hangkyu Lee, Suriyaprakash Natarajan, Srinivas Patil, and Irith Pomeranz

Session 3: Emerging Technologies

Testing Reversible 1D Arrays for Molecular QCA ____ 71
Xiaojun Ma, Jing Huang, Cecilia Metra, and Fabrizio Lombardi

Efficient and Robust Delay-Insensitive QCA
(Quantum-Dot Cellular Automata) Design ____ 80
Minsu Choi, Myungsu Choi, Zachary Patitz, and Nohpill Park

Error Tolerance of DNA Self-Assembly by Monomer Concentration Control ____ 89
Yong-Bin Kim, Byunghyun Jang, and Fabrizio Lombardi

Inherited Redundancy and Configurability Utilization for
Repairing Nanowire Crossbars with Clustered Defects ____ 98
Minsu Choi, Yadunandana Yellambalase, and Yong-Bin Kim

A Reconfiguration-Based Defect Tolerance Method for Nanoscale Devices ____ 107
Mohammad Tehranipoor and Reza Rad

Session 4: Test Compression

Reducing ATE Bandwidth and Memory Requirements:
A Diagnosis Friendly Scan Test Response Compactor ____ 119
Sverre Wichlund, Frank Berntsen, and Einar J Aas

A Novel Methodology for Functional Test Data Compression by ATE ____ 128
Hamidreza Hashempuour and Fabrizio Lombardi

Low-Cost IP Core Test Using Multiple-Mode Loading Scan
Chain and Scan Chain Clusters ____ 136
Toshinori Takabatake, Gang Zeng, Youhua Shi, and Hideo Ito

An Efficient Scan Chain Partitioning Scheme with Reduction of
Test Data Under Routing Constraint ____ 145
Geewhun Seok, Il-Soo Lee, Tony Ambler, and Baxter F. Womack

Invited Talk

Reconfiguration-Based Defect Tolerance for Microfluidic Biochips
Krishnendu Chakrabarty

Session 5: Defect Tolerance and Error Correction

Defect Tolerant and Energy Economized DSP Plane of a 3-D Heterogeneous SoC _______ 157
Vijay Jain and Glenn Chapman

Fuse Area Reduction Based on Quantitative Yield Analysis and Effective Chip Cost _____ 166
Akhil Garg and Prashant Dubey

Low-Density Triple-Erasure Correcting Codes for
Dependable Distributed Storage Systems _______ 175
Haruhiko Kaneko, Eiji Fujiwara, and Hiroyuki Ohde

Modified Triple Modular Redundancy Structure Based on
Asynchronous Circuit Technique _______ 184
Gong Rui, Chen Wei, Liu Fang, Dai Kui, and Wang Zhiying

Session 6: BIST and Pseudo-Functional Test

Low Power SoC Memory BIST _______ 197
Yuejian Wu and Andre Ivanov

Synthesis of Efficient Linear Test Pattern Generators _______ 206
Avijit Dutta and Nur Touba

An Approach to Minimizing Functional Constraints _______ 215
Abhijit Jas, Yi-Shing Chang, and Sreejit Chakravarty

Session 7: Reliability Evaluation and Analysis

Reliability Evaluation of Repairable/Reconfigurable FPGAs _______ 227
Marco Ottavi, Salvatore Pontarelli, Vamsi Vankamamidi,
Adelio Salsano, and Fabrizio Lombardi

Reliability Analysis of Self-Repairable MEMS Accelerometer _______ 236
Xingguo Xiong, Yu-Liang Wu, and Wen-Ben Jone

Timing Failure Analysis of Commercial CPUs under Operating Stress _______ 245
Gwan Choi and Sanghoan Chang

Real Time Fault Injection Using Enhanced OCD—A Performance Analysis _______ 254
Andre Fidalgo, Gustavo Alves, and Jose Ferreira

Session 8: Approaches for Soft Errors

Combined Software and Hardware Techniques for the Design of
Reliable IP Processors 265
Cristiana Bolchini, Antonio Miele, Maurizio Rebaudengo, Donatella Sciuto, Luca Sterpone, and Massimo Violante

Low-Cost Hardening of Image Processing Applications against Soft Errors 274
Ilia Polian, Bernd Becker, Masato Nakazato, Satoshi Ohtake, and Hideo Fujiwara

Online Hardening of Programs against SEUs and SETs 280
Carlos Lisbôa, Luigi Carro, Matteo Reorda, and Massimo Violante

Session 9: Interactive Papers

Equivalent I_{DDQ} Tests for Systems with Regulated Power Supply 291
Chuen-Song Chen, Jien-Chung Lo, and Tian Xia

Self Testing SoC with Reduced Memory Requirements and
Minimized Hardware Overhead 300
Ondřej Novák, Zdeněk Plíva, Jiří Jeníček, Zbyněk Mader, and Michal Jarkovský

Bilateral Testing of Nano-Scale Fault-Tolerant Circuits 309
Lei Fang and Michael Hsiao

A Metric of Tolerance for the Manufacturing Defects of Threshold Logic Gates 318
Sandeep Dechu, Spyros Tragoudas, and Manoj Kumar Goparaju

Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit 327
Yoichi Sasaki, Kazuteru Namba, and Hideo Ito

Influence of Resistive Bridging Fault on Crosstalk Coupling
Effects in On-Chip Aggressor-Victim Interconnects 336
Kishore Kumar Duganapalli, Ajoy Kumar Palit, and Walter Anheier

SET Fault Tolerant Combinational Circuits Based on Majority Logic 345
Carlos Lisboa, Lorenzo Petroli, Alisson Michels, Fernanda Kastensmidt, and Luigi Carro

An Improved Reconfiguration Method for Degradable Processor
Arrays Using Genetic Algorithm 353
Yusuke Fukushima, Masaru Fukushi, and Susumu Horiguchi

A Built-In Redundancy-Analysis Scheme for Self-Repairable RAMS with
Two-Level Redundancy 362
Jin-Fu Li, Yu-Jen Huang, and Da-Ming Chang

Design and Evaluation of a Hardware On-Line Program-Flow Checker for Embedded Microcontrollers ______ 371
Marco Ottavi, Salvatore Pontarelli, Alessandro Leandri, and Adelio Salsano

Recovery Mechanisms for Dual Core Architectures ______ 380
Christian El Salloum, Andreas Steininger, Peter Tummeltshammer, and Werner Harter

A Software-Based Error Detection Technique Using Encoded Signatures ______ 389
Yasser Sedaghat, Seyed Ghassem Miremadi, and Mahdi Fazeli

Session 10: Diagnosis

Effective Post-BIST Fault Diagnosis for Multiple Faults ______ 401
Hiroshi Takahashi, Shuhei Kadoyama, Yoshinobu Higami, Yuzo Takamatsu, Koji Yamazaki, Takashi Aikyo, and Yasuo Sato

Fault Diagnosis of Analog Circuits Based on Adaptive Test and Output Characteristics ______ 410
Yukiya Miura and Jiro Kato

Scan-Based Delay Fault Tests for Diagnosis of Transition Faults ______ 419
Irith Pomeranz and Sudhakar Reddy

Enhancing Diagnosis Resolution for Delay Faults by Path Extension Method ______ 428
Ying-Yen Chen and Jing-Jia Liou

Session 11: Defect and Fault Tolerance in Sensors and NOCs

On-Line Mapping of In-Field Defects in Image Sensor Arrays ______ 439
Jozsef Dudas, Cory Jung, Linda Wu, Glenn Chapman, Israel Koren, and Zahava Koren

Fault Tolerant Active Pixel Sensors in 0.18 and 0.35 Micron Technologies ______ 448
Glenn Chapman, Michelle La Haye, Cory Jung, David Chen, and Jozsef Dudas

NoC Interconnect Yield Improvement Using Crosspoint Redundancy ______ 457
Cristian Grecu, Partha Pratim Pande, André Ivanov, and Res Saleh

Design of Low Power and Reliable Networks on Chip through Joint Crosstalk Avoidance and Forward Error Correction Coding ______ 466
Partha Pratim Pande, Amlan Ganguly, Brett Feero, Benjamin Belzer, and Cristian Grecu

Session 12: Test Techniques

Thermal-Aware SoC Test Scheduling with Test Set Partitioning and Interleaving ________ 477
Zhiyuan He, Zebo Peng, Petru Eles, Paul Rosinger, and Bashir Al-Hashimi

Load Board Designs Using Compound Dot Technique and Phase Detector for Hierarchical ATE Calibrations ________ 486
Yong-Bin Kim, Fengming Zhang, Warren Necoechea, Peter Reiter, and Fabrizio Lombardi

Multi-Site and Multi-Probe Substrate Testing on an ATE ________ 495
Xiaojun Ma and Fabrizio Lombardi

Session 13: Processor Checking and Jitter

Off-Chip Control Flow Checking of On-Chip Processor-Cache Instruction Stream ________ 507
Shantanu Dutt, Federico Rota, and Sahithi Krishna

The Filter Checker: An Active Verification Management Approach ________ 516
Joonhyuk Yoo and Manoj Franklin

Effect of Process Variation on the Performance of Phase Frequency Detector ________ 525
Nandakumar Venugopal, Nihal Shastry, and Shambhu Upadhyaya

Data Dependent Jitter Characterization Based on Fourier Analysis ________ 534
Di Mu, Tian Xia, and Hao Zheng

Session 14: Fault Tolerant Designs

A 3-Port Register File Design for Improved Fault Tolerance on Resistive Defects in Core-Cells ________ 545
Lushan Liu, Ramalingam Sridhar, and Shambhu Upadhyaya

A Multiple-Weight-and-Neuron-Fault Tolerant Digital Multilayer Neural Network ________ 554
Tadayoshi Horita, Takurou Murata, and Itsuo Takanami

VLSI Implementation of a Fault-Tolerant Distributed Clock Generation ________ 563
Gottfried Fuchs, Markus Ferringer, Andreas Steininger, and Gerald Kempf

Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard ________ 572
Arash Reyhani-Masoleh and Mehran Mozaffari Kermani

Author Index ________ 581