Proceedings

24th IEEE VLSI Test Symposium

April 30 – May 4, 2006
Berkeley, California

Sponsored by
IEEE Computer Society Test Technology Technical Council



Los Alamitos, California
Washington • Tokyo

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.

All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2514
ISBN 0-7695-2514-8
ISBN 978-0-7695-2514-3
Library of Congress Number 2006923027

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
http://computer.org/cspress
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
http://shop.ieee.org/store/
customer-service@ieee.org

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: <reprints@computer.org>

Editorial production by Bob Werner
Cover art production by Joe Daigle/Studio Productions
Printed in the United States of America by The Printing House





IEEE Computer Society
Conference Publishing Services
http://www.computer.org/proceedings/

Table of Contents: VTS 2006

IEEE VLSI Test Symposium

Foreword xii
Organizing Committee xiii
Steering Committee xvi
Program Committee xvii
Reviewers xviii
Acknowledgments xix
Test Technology Technical Council (TTTC) xx
Test Technology Educational Program (TTEP) Tutorials xxiii
Awards xxvii

Session 1A: Delay Testing I

The Impacts of Untestable Defects on Transition Fault Testing 2
Xijiang Lin and Janusz Rajski

Low-Cost Scan-Based Delay Testing of Latch-Based Circuits with Time Borrowing 8
Kun Young Chung and Sandeep Gupta

Path Delay Fault Simulation on Large Industrial Designs 16
Suriyaprakash Natarajan, Srinivas Patil, and Sreejit Chakravarty

Session 1B: High Speed Interconnect Test

A Scheme for On-Chip Timing Characterization 24
Ramyanshu Datta, Gary Carpenter, Kevin Nowka, and Jacob Abraham

BIST for Network-on-Chip Interconnect Infrastructures 30
Cristian Grecu, Partha Pande, André Ivanov, and Res Saleh

Mixed PLB and Interconnect BIST for FPGAs without Fault-Free Assumptions 36
Vishal Suthar and Shantanu Dutt

Session 1C — IP Session: Reliability Screening Methods for High-Performance Processors in Advanced Technologies

Session Abstract 44

Session 2A: Heat and Power Issues in Test

Thermal-Aware Testing of Network-on-Chip Using Multiple-Frequency Clocking 46
Chunsheng Liu, Vikram Iyengar, and D.K. Pradhan

PEAKASO: Peak-Temperature Aware Scan-Vector Optimization 52
Minsik Cho and David Pan

A New ATPG Method for Efficient Capture Power Reduction During Scan Testing 58
Xiaoqing Wen, Seiji Kajihara, Kohei Miyase, Kewal Saluja, Laung-Terng Wang, Khader Abdel-Hafez, and Kozo Kinoshita

Session 2B: Test Quality

Evaluation of Test Metrics: Stuck-at, Bridge Coverage Estimate and Gate Exhaustive 66
Ruifeng Guo, Subhasish Mitra, Enamul Amyeen, Jinkyu Lee, Srihari Sivaraj, and Srikanth Venkataraman

Iterative OPDD Based Signal Probability Calculation 72
Avijit Dutta and Nur Touba

Silicon Evaluation of Logic Proximity Bridge Patterns 78
Eric Tran, Vishwashanth Kasulasrinivas, and Sreejit Chakravarty

Session 2C — IP Session: Scan Compression: Techniques, Tradeoffs and Entitlement

Session Abstract 86

Session 3A: IP Protection and Interconnect Testing

Upper Bounding Fault Coverage by Structural Analysis and Signal Monitoring 88
Vishwani Agrawal, Soumitra Bose, and Vijay Gangaram

A Low-Cost Solution for Protecting IPs against Scan-Based Side-Channel Attacks 94
Jeremy Lee, Mohammad Tehranipoor, and James Plusquellic

Interconnect Testing for Networks on Chips 100
Khadija Stewart and Spyros Tragoudas

Session 3B: Flash and Memory Testing

An Overview of Failure Mechanisms in Embedded Flash Memories 108
Olivier Ginez, Jean-Michel Daga, Marylene Combe, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, and Arnaud Virazel

A Built-In Self-Repair Scheme for NOR-Type Flash Memory 114
Chao-Hsun Chen, Yu-Ying Hsiao, and Cheng-Wen Wu

Minimal March Test Algorithm for Detection of Linked Static Faults in Random Access Memories 120
Gurgen Harutunyan, Valery Vardanian, and Yervant Zorian

Session 3C — IP Session: Nanometer IC Testing: Perspectives from Foundries

Session Abstract 128

Session 4A: Yield Analysis

An Error-Oriented Test Methodology to Improve Yield with Error-Tolerance 130
Tong-Yu Hsieh, Kuen-Jong Lee, and Melvin Breuer

Early, Accurate and Fast Yield Estimation through Monte Carlo-Alternative Probabilistic Behavioral Analog System Simulations 136
Rasit Onur Topaloglu

BIST Pretest of ICs: Risks and Benefits 142
Yoshiyuki Nakamura, Jacob Savir, and Hideo Fujiwara

Session 4B — New Topic Session: Emerging Nanoelectronic Devices for High-Speed, Low-Power Applications

Session Abstract 150

Session 4C — IP Session: TRP in Action: Embedded Instrumentation in FPGAs

Session Abstract 152

Session 5A — Special Session: The Future of DFT Sector: Point Tools or Integrated Solutions

Session Abstract 154

Session 5B — Special Session: Elevator Talks

Session Abstract 156

Session 5C — Embedded Tutorial: Functional ATPG

Session Abstract 158

Session 6A: Test Generation and Test Flows

Improved Handling of False and Multicycle Paths in ATPG 160
Vlado Vorisek, Bruce Swanson, Kun-Han Tsai, and Dhiraj Goswami

On the Automation of the Test Flow of Complex SOCs 166
Davide Appello, Vincenzo Tancorre, Paolo Bernardi, Michelangelo Grosso, Maurizio Rebaudengo, and Matteo Sonza Reorda

Improving Gate-Level ATPG by Traversing Concurrent EFSMs 172
Giuseppe Di Guglielmo, Franco Fummi, Cristina Marconcini, and Graziano Pravadelli

Session 6B: IDDQ, MEMS, and Wireless Testing

X-IDDQ: A Novel Defect Detection Technique Using IDDQ Data 180
Anura P. Jayasumana, Ashutosh Sharma, and Yashwant Malaiya

Energy Efficient Software-Based Self-Test for Wireless Sensor Network Nodes 186
Rong Zhang, Zeljko Zilic, and Katarzyna Radecka

Alternate Electrical Tests for Extracting Mechanical Parameters of MEMS Accelerometer Sensors 192
Vishwanath Natarajan, Soumendu Bhattacharya, and Abhijit Chatterjee

Session 6C — IP Session: Test Strategies of Leading Edge SoCs

Session Abstract 200

Session 7A: Designing Robust CMOS and Nanoelectronics

Design Optimization for Robustness to Single-Event Upsets 202
Quming Zhou, Mihir R. Choudhury, and Kartik Mohanram

Design of Soft-Error Resilient Linear Digital Filters Using Checksum-Based
Probabilistic Error Correction 208
Maryam Ashouei, Soumendu Bhattacharya, and Abhijit Chatterjee

Nanofabric Topologies and Reconfiguration Algorithms to
Support Dynamically Adaptive Fault Tolerance 214
Wenjing Rao, Alex Orailoglu, and Ramesh Karri

Session 7B: RF Testing

Alternate Loop-Back Diagnostic Tests for Wafer-Level Diagnosis of
Modern Wireless Transceivers Using Spectral Signatures 222
Ganesh Srinivasan, Abhijit Chatterjee, and Friedrich Taenzler

RF Front-End System Gain and Linearity Built-In Test 228
Qi Wang and Mani Soma

Integrated CMOS Power Sensors for RF BIST Applications 234
Hsieh-Hung Hsieh and Liang-Hung Lu

Session 7C — IP Session: High Test Parallelism, Throughput and Quality at a Low Cost: Which Test Cells and Which Partitioning of Test Resources Can Enable All This?

Session Abstract 240

Session 8A: Test Size Reductions

Modular Compactor of Test Responses 242
Wojciech Rajski and Janusz Rajski

Combining Linear and Non-Linear Test Vector Compression Using
Correlation-Based Rectangular Encoding 252
Jinkyu Lee and Nur Touba

Efficient Fault Collapsing via Generalized Dominance Relations 258
Vishnu Vimjam and Michael Hsiao

Session 8B: Transistor Level Diagnosis

A Gate-Level Method for Transistor-Level Bridging Fault Diagnosis 266
Xinyue Fan, Will Moore, Camelia Hora, Mario Konijnenburg, and Guido Gronthoud

Parametric Fault Diagnosis for Analog Circuits Using a Bayesian Framework 272
Fang Liu, Plamen Nikolov, and Sule Ozev

Decision Tree Based Mismatch Diagnosis in Analog Circuits 278
Mingjing Chen, Hosam Haggag, and Alex Orailoglu

Session 8C — IP Session: Soft Error Impact on Modern Systems

Session Abstract 286

Session 9A — Panel Session: Real-Time Volume Diagnostics: Requirements and Challenges

Session Abstract 288

Session 9B — Special Session: Doctoral Thesis Award

Session Abstract 290

Session 9C — Panel Session: Three Questions to Oracle

Session Abstract 292

Session 10A: Delay Testing II

A Test Generation Procedure for Avoiding the Detection of Functionally Redundant Transition Faults 294
Hangkyu Lee, Irith Pomeranz, and Sudhakar Reddy

Robust Test Generation for Precise Crosstalk-Induced Path Delay Faults 300
Huawei Li, Peifu Shen, and Xiaowei Li

Multi-Cycle Sensitizable Transition Delay Faults 306
Jais Abraham, Uday Goel, and Arun Kumar

Session 10B: Analog Test

A SNDR BIST for ΣΔ Analogue-to-Digital Converters 314
Luis Rolíndez, Salvador Mir, Ahcène Bounceur, and Jean-Louis Carbonéro

Investigating the Efficiency of Integrator-Based Capacitor Array Testing Techniques 320
Sai Raghuram Durbha, Amit Laknaur, and Haibo Wang

Functional Test of Field Programmable Analog Arrays 326
Tiago Balen, Jose Vicente Calvano, Marcelo Lubaszewski, and Michel Renovell

Session 10C — IP Session: System-in-Package Design and Test Practices

Session Abstract 334

Session 11A: Delay Testing III

Enhanced Timing-Based Transition Delay Testing for Small Delay Defects 336
Richard Putman and Rahul Gawde

Scan Tests with Multiple Fault Activation Cycles for Delay Faults 343
Zhuo Zhang, Sudhakar Reddy, Irith Pomeranz, Xijiang Lin, and Janusz Rajski

Output Hazard-Free Transition Tests for Silicon Calibrated Scan Based Delay Testing 349
Adit Singh and Gefu Xu

Session 11B: Nanoscale Testing

Low V_{DD} vs. Delay: Is It Really a Good Correlation Metric for Nanometer ICs? 358
Sebastian Bota, Marcos Rosales, Josep Rosselló, and Jaume Segura

Exploiting Regularity for Inductive Fault Analysis 364
Jason G. Brown and Shawn Blanton

SCT: An Approach for Testing and Configuring Nanoscale Devices 370
Reza Rad and Mohammad Tehranipoor

Session 11C — IP Session: Impact of Variations on Design and Test

Session Abstract 378

Session 12A: Scan Based Diagnosis

Accelerating Diagnostic Fault Simulation Using Z-Diagnosis and Concurrent Equivalence Identification 380
Bharath Seshadri, Xiaoming Yu, and Srikanth Venkataraman

A Pattern Ordering Algorithm for Reducing the Size of Fault Dictionaries 386
Paolo Bernardi, Michelangelo Grosso, Maurizio Rebaudengo, and Matteo Sonza Reorda

Dominance Based Analysis for Large Volume Production Fail Diagnosis 392
Bharath Seshadri, Irith Pomeranz, Srikanth Venkataraman, M.E. Amyeen, and S.M. Reddy

Session 12B: Mixed Signal Test

A Period Tracking Based On-Chip Sinusoidal Jitter Extraction Technique 400
Chia-Yuan Kuo and Jiun Lang Huang

Bridging the Accuracy of Functional and Machine-Learning-Based Mixed-Signal Testing 406
Haralampos-G.D. Stratigopoulos and Yiorgos Makris

Spectral Prediction for Specification-Based Loopback Test of Embedded Mixed-Signal Circuits 412
Hongjoong Shin, Byoungho Kim, and Jacob Abraham

Session 12C — IP Session: Making the (Yield) Difference: DFY/DFM

Session Abstract 420

Session 13A — Embedded Tutorial: Silicon Debug Challenges for Nanometer Designs

Session Abstract 422

Session 13B — Hot Topic Session: Signal Integrity: How Can It be Designed into Multiprocessor Platforms, Systems On-Chip, and Systems in-Package?

Session Abstract 424

Session 13C — Panel Session: Changing Role of Test: Is ATE Ready?

Session Abstract 426

Author Index **427**