


Proceedings of

The 39th Annual IEEE/ACM International Symposium on Microarchitecture

December 9-13, 2006, Orlando, Florida, USA



Los Alamitos, California

Washington • Tokyo

All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2732

ISBN 0-7695-2732-9

ISBN 978-0-7695-2732-1

ISSN Number 1072-4451

Additional copies may be ordered from:


IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
<http://computer.org/cspress>
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
[http://shop.ieee.org/store/
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: <reprints@computer.org>

Editorial production by Bob Werner
Cover art production by Joe Daigle/Studio Productions
Printed in the United States of America by The Printing House



IEEE Computer Society
Conference Publishing Services
<http://www.computer.org/proceedings/>

Table of Contents: MICRO-39 2006

39th Annual International Symposium on Microarchitecture

Message from the General Co-Chairs _____	ix
Message from the Program Co-Chairs _____	x
Conference Committees _____	xi
Reviewers _____	xii
Sponsors _____	xiv

Session 1: Reliability and Bug Detection

A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design _____	3
<i>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee</i>	
Yield-Aware Cache Architectures _____	15
<i>Serkan Ozdemir, Debjit Sinha, Gokhan Memik, Jonathan Adams, and Hai Zhou</i>	
Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware _____	26
<i>Smruti Sarangi, Abbasbek Timari, and Josep Torrellas</i>	
PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection _____	38
<i>Shan Lu, Pin Zhou, Wei Liu, Yuanyuan Zhou, and Josep Torrellas</i>	

Session 2A: Compiler and Branch Handling

Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths _____	53
<i>Hyesoon Kim, José A. Joao, Onur Mutlu, and Yale N. Patt</i>	
Merging Head and Tail Duplication for Convergent Hyperblock Formation _____	65
<i>Bertrand A. Maber, Aaron Smith, Doug Burger, and Kathryn McKinley</i>	
Data-Dependency Graph Transformations for Superblock Scheduling _____	77
<i>Mark Heffernan, Kent Wilken, and Ghassan Shobaki</i>	
Dataflow Predication _____	89
<i>Aaron Smith, Doug Burger, Steve Keckler, Kathryn McKinley, Ramadass Nagarajan, Karthikeyan Sankaralingam, and Robert McDonald</i>	

Session 2B: Security

Authentication Control Point and its Implications for Secure Processor Design _____	103
<i>Weidong Shi and Hsien-Hsin S. Lee</i>	
Using Branch Correlation to Identify Infeasible Paths for Anomaly Detection _____	113
<i>Xiaotong Zhuang, Tao Zhang, and Santosh Pande</i>	
Memory Protection through Dynamic Access Control _____	123
<i>Kun Zhang, Tao Zhang, and Santosh Pande</i>	

LIFT: A Low-Overhead Practical Information Flow Tracking System for Detecting Security Attacks _____	135
<i>Feng Qin, Zhenmin Li, Yuanyuan Zhou, Cheng Wang, Ho-seop Kim, and Youfeng Wu</i>	

Session 3A: Superscalar Processors

Fairness and Throughput in Switch on Event Multithreading _____	149
<i>Ron Gabor, Shlomo Weiss, and Avi Mendelson</i>	
A Predictive Performance Model for Superscalar Processors _____	161
<i>P.J. Joseph, Kapil Vaswani, and Matthew J. Thazhathaveetil</i>	
Serialization-Aware Mini-Graphs: Performance with Fewer Resources _____	171
<i>Anne Bracy and Amir Roth</i>	

Session 3B: Memory Systems

Architectural Support for Software Transactional Memory _____	185
<i>Bratin Saba, Ali-Reza Adl-Tabatabai, and Quinn Jacobson</i>	
Virtually Pipelined Network Memory _____	197
<i>Banit Agrawal and Timothy Sherwood</i>	
Fair Queuing Memory Systems _____	208
<i>Kyle J. Nesbit, Nidhi Aggarwal, James Laudon, and James E. Smith</i>	

Session 4: CMP Execution

Reunion: Complexity-Effective Multicore Redundancy _____	223
<i>Jared C. Smolens, Brian T. Gold, Babak Falsafi, and James C. Hoe</i>	
Exploiting Fine-Grained Data Parallelism with Chip Multiprocessors and Fast Barriers _____	235
<i>Jack Sampson, Rubén González, Jean-Francois Collard, Norman P. Jouppi, Mike Schlansker, and Brad Calder</i>	
CAPSULE: Hardware-Assisted Parallel Execution of Component-Based Programs _____	247
<i>Pierre Palatin, Yves Lbuillier, and Olivier Temam</i>	
Support for High-Frequency Streaming in CMPs _____	259
<i>Ram Rangan, Neil Vachbarajani, Adam Stoler, Guilherme Ottoni, David August, and George Cai</i>	

Session 5A: Memory Dependences

Fire-and-Forget: Load/Store Scheduling with No Store Queue at All _____	273
<i>Samantika Subramaniam and Gabriel H. Loh</i>	
NoSQ: Store-Load Communication without a Store Queue _____	285
<i>Tingting Sha, Milo M.K. Martin, and Amir Roth</i>	
DMDC: Delayed Memory Dependence Checking through Age-Based Filtering _____	297
<i>Fernando Castro, Daniel Chaver, Luis Pinnel, Manuel Prieto, Michael C. Huang, and Francisco Tirado</i>	

Session 5B: Networks and Coherence

Coherence Ordering for Ring-Based Chip Multiprocessors _____	309
<i>Michael R. Marty and Mark D. Hill</i>	
In-Network Cache Coherence _____	321
<i>Noel Easley, Li-Shiuan Peh, and Li Shang</i>	
ViChaR: A Dynamic Virtual Channel Regulator for Network-on-Chip Routers _____	333
<i>Chrysostomos A. Nicopoulos, Dongkook Park, Jongman Kim, Narayanan Vijaykrishnan, Mazin S. Yousif, and Chita R. Das</i>	

Session 6A: Power

An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget _____	347
<i>Canturk Isci, Alper Buyuketosunoglu, Pradip Bose, Margaret Martonosi, and Chen-Yong Cher</i>	
Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management _____	359
<i>Canturk Isci, Gilberto Contreras, and Margaret Martonosi</i>	
Dynamic Standby Prediction for Leakage Tolerant Microprocessor Functional Units _____	371
<i>Ahmed Youssef, Mohab Anis, and Mohamed Elmasry</i>	

Session 6B: Caches and Prefetching

Adaptive Caches: Effective Shaping of Cache Behavior to Workloads _____	385
<i>Ranjith Subramanian, Yannis Smaragdakis, and Gabriel H. Loh</i>	
Memory Prefetching Using Adaptive Stream Detection _____	397
<i>Ibrahim Hur and Calvin Lin</i>	
Scalable Cache Miss Handling for High Memory-Level Parallelism _____	409
<i>James Tuck, Luis Ceze, and Josep Torrellas</i>	

Session 7: Managing CMP Caches

Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches _____	423
<i>Moinuddin K. Qureshi and Yale N. Patt</i>	
Molecular Caches: A Caching Structure for Dynamic Creation of Application-Specific Heterogeneous Cache Regions _____	433
<i>Keshavan Varadarajan, S.K. Nandy, Vishal Sharda, Amrutur Bharadwaj, Ravi Iyer, Srihari Makineni, and Donald Newell</i>	
ASR: Adaptive Selective Replication for CMP Caches _____	443
<i>Bradford M. Beckmann, Michael R. Marty, and David A. Wood</i>	
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation _____	455
<i>Sangyeun Cho and Lei Jin</i>	

Session 8: Technology-Driven Architecture

Die Stacking (3D) Microarchitecture _____	469
<i>Bryan Black, Murali Annavaram, Ned Brekelbaum, John DeVale, Lei Jiang, Gabriel H. Lob, Don McCauley, Pat Morrow, Donald W. Nelson, Daniel Pantuso, Paul Reed, Jeff Ruple, Sadasivan Shankar, John Shen, and Clair Webb</i>	
Distributed Microarchitectural Protocols in the TRIPS Prototype Processor _____	480
<i>Karthikeyan Sankaralingam, Ramadas Nagarajan, Robert McDonald, Rajagopalan Desikan, Saurabh Drolia, Madhu Saravana Sibi Govindan, Paul Gratz, Divya Gulati, Heather Hanson, Changkyu Kim, Haiming Liu, Nitya Ranganathan, Simba Sethmadhavan, Sadia Sharif, Premkishore Shivakumar, Stephen W. Keckler, and Doug Burger</i>	
Leveraging Optical Technology in Future Bus-Based Chip Multiprocessors _____	492
<i>Nevin Kirman, Meyrem Kirman, Rajeev K. Dokania, José F. Martínez, Alyssa B. Apsel, Matthew A. Watkins, and David H. Albonesi</i>	
Mitigating the Impact of Process Variations on Processor Register Files and Execution Units _____	504
<i>Xiaoyao Liang and David Brooks</i>	
Author Index _____	515