

Proceedings

SBAC-PAD 2006

**18TH International Symposium on Computer Architecture
and High Performance Computing**

***17-20 October 2006
Ouro Preto, MG, Brazil***

Editors

Alberto F. De Souza, Rajkumar Buyya, and Wagner Meira Jr.

Promoted by

Brazilian Computer Society (SBC)

Co-sponsored by

IEEE Computer Society
TCCA – TCSC

In Cooperation with

IFIP Working Group 10.3 (Concurrent Systems)

Organized by

Universidade Federal de Minas Gerais (UFMG)
Universidade Federal de Ouro Preto (UFOP)
Pontifícia Universidade Católica de Minas Gerais (PUC-MG)
Universidade Federal do Espírito Santo (UFES)
The University of Melbourne



Los Alamitos, California
Washington • Tokyo

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.

All rights reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2704

ISBN 0-7695-2704-3

ISBN-13 978-0-7695-2704-8

ISSN 1550-6533

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
<http://computer.org/cspress>
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
[http://shop.ieee.org/store/
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)


IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: reprints@computer.org

Editorial production by Patrick Kellenberger

Cover art production by Rosiane Pacheco, Luciana Bicalho and Alex Torres

Printed in the United States of America by The Printing House



IEEE Computer Society

Conference Publishing Services

<http://www.computer.org/proceedings/>

SBAC-PAD 2006

**18TH International Symposium on Computer Architecture
and High Performance Computing**

Table of Contents

Program Chairs' Message.....	viii
Organizing Committee's Message	x
Conference Organizers.....	xi
Brazilian Computing Society (SBC)	xii
Program Committee.....	xiv

Sessions

High Performance Applications

ParTriCluster: A Scalable Parallel Algorithm for Gene Expression Analysis.....	3
<i>Renata Araujo, Guilherme Trielli, Gustavo Orair, Wagner Meira Jr., Renato Ferreira, and Dorgival Guedes</i>	
Towards Production Code Effective Portability among Vector Machines and Microprocessor-Based Architectures	11
<i>Alvaro Luiz Fazenda, Eduardo Hidenori Enari, Luiz Flavio Rodrigues, and Jairo Panetta</i>	

Grid and Cluster Computing 1

Data Segmentation Management Infrastructure in a Database Grid.....	21
<i>Reinaldo Lourenso and Sergio Takeo Kofuji</i>	
Detecting Malicious Manipulation in Grid Environments.....	28
<i>Felipe Martins, Márcio Maia, Rossana M. de Castro Andrade, Aldri L. dos Santos, and José Neuman de Souza</i>	
Policy-Based Resource Allocation in Hierarchical Virtual Organizations for Global Grids	36
<i>Kyong Hoon Kim and Rajkumar Buyya</i>	

Processor Microarchitecture

A Speculative Trace Reuse Architecture with Reduced Hardware Requirements	47
<i>Maurício L. Pilla, Bruce R. Childers, Amarildo T. da Costa, Felipe M. G. França, and Philippe O. A. Navaux</i>	
Controlling the Power and Area of Neural Branch Predictors for Practical Implementation in High-Performance Processors	55
<i>Daniel A. Jiménez and Gabriel H. Loh</i>	
The mDTSVLIW: A Multi-Threaded Trace-Based VLIW Architecture	63
<i>P. Rounce and A. F. De Souza</i>	

Grid and Cluster Computing 2

GerpavGrid: Using the Grid to Maintain the City Road System.....	73
<i>César A. F. De Rose, Tiago C. Ferreto, Marcelo B. de Farias, Vladimir G. Dias, Walfredo Cirne, Milena P. M. Oliveira, Katia Saikoski, and Maria Luiza Danieleski</i>	
A Run-Time System for Efficient Execution of Scientific Workflows on Distributed Environments	81
<i>George Teodoro, Tulio Tavares, Renato Ferreira, Tahsin Kurc, Wagner Meira Jr., Dorgival Guedes, Tony Pan, and Joel Saltz</i>	

Performance Measurement and Analysis

Dual-Thread Speculation: Two Threads in the Machine Are Worth Eight in the Bush	91
<i>Fredrik Warg and Per Stenstrom</i>	
Characterizing the Performance of Data Management Systems on Hyper-Threaded Architectures.....	99
<i>Wessam M. Hassanein, Moustafa A. Hammad, and Layali Rashid</i>	
Ultra-Fast CPU Performance Prediction: Extending the Monte Carlo Approach	107
<i>Ram Srinivasan, Jeanine Cook, and Olaf Lubeck</i>	

Memory Hierarchy Architecture

Scalable Value-Cache Based Compression Schemes for Multiprocessors	117
<i>Martin Thuresson and Per Stenstrom</i>	
Tuning Mechanism for Two-Level Cache Hierarchy Intended for Instruction Caches and Low Energy Consumption.....	125
<i>Abel Guilhermino Silva Filho, Pablo Viana, Edna Barros, and Manoel Eusebio Lima</i>	
Applying the Zeros Switch-Off Technique to Reduce Static Energy in Data Caches	133
<i>R. Ubal, J. Sahuquillo, S. Petit, and P. López</i>	

32-Core CMP with Multi-Sliced L2: 2 and 4 Cores Sharing a L2 Slice	141
<i>Mario Donato Marino</i>	

Parallel and Distributed Algorithms, Architectures and Interconnection Networks

Combining Source Routing and Dynamic Fault Tolerance	151
<i>Frank Olaf Sem-Jacobsen, Olav Lysne, and Tor Skeie</i>	

Runtime System Support for Running Applications with Dynamic and Asynchronous Task Parallelism in Software DSM Systems	159
<i>Rafael Mendes, Lauro Whately, Maria Clicia de Castro, Cristiana Bentes, and Claudio Luis Amorim</i>	

Scalable Parallel Implementation of Bayesian Network to Junction Tree Conversion for Exact Inference	167
<i>Vasanth Krishna Namasivayam, Animesh Pathak, and Viktor K. Prasanna</i>	

Reconfigurable Systems and Operating System Support for Specific Applications

Reconfigurable System with Virtuoso Real-Time Kernel and TEV Environment.....	177
<i>M. C. Andrade, C. E. Morón, and J. H. Saito</i>	

Virtual-Machine-Based Intrusion Detection on File-Aware Block Level Storage	185
<i>Youhui Zhang, Yu Gu, Hongyi Wang, and Dongsheng Wang</i>	

Author Index	193
---------------------------	------------