

Proceedings

14TH IEEE SYMPOSIUM ON
HIGH-PERFORMANCE INTERCONNECTS



23-25 August 2006
Stanford, CA

Sponsored by
IEEE Computer Society
Technical Committee on Microprocessors and Microcomputers



Los Alamitos, California
Washington • Tokyo

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.

All rights reserved

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2654

ISBN 0-7695-2654-3

ISBN-13 978-0-7695-2654-6

ISSN 1550-4794

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
<http://computer.org/cspress>
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
[http://shop.ieee.org/store/
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)

IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: reprints@computer.org

Editorial production by Patrick Kellenberger

Cover art production by Joseph Daigle/Studio Productions

Printed in the United States of America by Applied Digital Imaging



IEEE Computer Society

Conference Publishing Services

<http://www.computer.org/proceedings/>

14TH IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS

General Chairs' Message.....	vii
Program Co-Chairs' Message	viii
Steering Committee	ix
Organizing Committee.....	x
Technical Programming Committee	xi
Keynote Speaker I	xii
Keynote Speaker II.....	xiii
Tutorial I.....	xiv
Tutorial II.....	xvi
Tutorial III	xvii
Tutorial IV	xviii

First Session: System-Level Interconnects

Loosely Coupled TCP Acceleration Architecture	3
<i>Leah Shalev, Vadim Makhervaks, Zorik Machulsky, Giora Biran, Julian Satran, Muli Ben-Yehuda, and Ilan Shimony</i>	
Network I/O Acceleration in Heterogeneous Multicore Processors	9
<i>Benjamin Wun and Patrick Crowley</i>	
A Case Study in I/O Disaggregation Using PCI Express Advanced Switching Interconnect (ASI).....	15
<i>Venkata Krishnan, Todd Comins, Rudy Stalzer, and David Wong</i>	

Second Session: Optical Interconnects

Designing Full-Connectivity WDM Optical Interconnects with Reduced Switching and Conversion Complexity	25
<i>Haitham S. Hamza and Jitender S. Deogun</i>	
A New Dynamic Bandwidth Re-Allocation Technique in Optically Interconnected High-Performance Computing Systems.....	31
<i>Avinash Karanth Kodi and Ahmed Louri</i>	
Strictly Nonblocking Multicasting WDM Optical Cross Connects Using Multiwavelength Converters	37
<i>Haitham S. Hamza and Jitender S. Deogun</i>	

Third Session: Interconnect Technologies and Platforms

<i>ExpressEther</i> - Ethernet-Based Virtualization Technology for Reconfigurable Hardware Platform.....	45
<i>Jun Suzuki, Yoichi Hidaka, Junichi Higuchi, Takashi Yoshikawa, and Atsushi Iwata</i>	
Memory Scalability Evaluation of the Next-Generation Intel Bensley Platform with InfiniBand.....	52
<i>Matthew J. Koop, Wei Huang, Abhinav Vishnu, and Dhabaleswar K. Panda</i>	
Panel Discussion: Protocol Offloading vs. Onloading in High-Performance Networks Moderator: Fabrizio Petrini, Pacific Northwest National Laboratory	

Fourth Session: Router and Switch Architecture

A Reconfigurable Architecture for Multi-Gigabit Speed Content-Based Routing	61
<i>James Moscola, Young H. Cho, and John W. Lockwood</i>	
Fast Buffer Memory with Deterministic Packet Departures.....	67
<i>Mayank Kabra, Siddhartha Saha, and Bill Lin</i>	
A Single-Cycle Multi-Match Packet Classification Engine Using TCAMs	73
<i>Mehrdad Nourani and Miad Faezipour</i>	
Panel Discussion: Challenges for Future Interconnection Networks: Power Reliability and Performance Scalability Moderator: Tim Pinkston, National Science Foundation	

Fifth Session: Buffer Management and Scheduling

Buffer Management for Lossless Service in Network Processors	81
<i>Deng Pan and Yuanyuan Yang</i>	
Scheduling Traffic Matrices on General Switch Fabrics	87
<i>Xiang Wu, Amit Prakash, Marghoob Mohiyuddin, and Adnan Aziz</i>	
Author Index	93