

# **Proceedings**

---

## **IEEE Computer Society Annual Symposium on**



***Emerging VLSI Technologies and Architectures***

**2-3 March 2006 • Karlsruhe, Germany**

**Edited by**

Jürgen Becker, Andreas Herkersdorf, Amar Mukherjee, and Asim Smailagic

**Sponsored by**

IEEE Computer Society Technical Committee on VLSI



Los Alamitos, California

Washington • Tokyo

---

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.  
All rights reserved.

*Copyright and Reprint Permissions:* Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

*The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.*

IEEE Computer Society Order Number P2533  
ISBN-13: 978-0-7695-2533-4  
ISBN-10: 0-7695-2533-4  
Library of Congress Number 2006920140

*Additional copies may be ordered from:*

IEEE Computer Society  
Customer Service Center  
10662 Los Vaqueros Circle  
P.O. Box 3014  
Los Alamitos, CA 90720-1314  
Tel: +1 800 272 6657  
Fax: +1 714 821 4641  
<http://computer.org/cspress>  
[csbooks@computer.org](mailto:csbooks@computer.org)

IEEE Service Center  
445 Hoes Lane  
P.O. Box 1331  
Piscataway, NJ 08855-1331  
Tel: +1 732 981 0060  
Fax: +1 732 981 9667  
<http://shop.ieee.org/store/>  
[customer-service@ieee.org](mailto:customer-service@ieee.org)

IEEE Computer Society  
Asia/Pacific Office  
Watanabe Bldg., 1-4-2  
Minami-Aoyama  
Minato-ku, Tokyo 107-0062  
JAPAN  
Tel: +81 3 3408 3118  
Fax: +81 3 3408 3553  
[tokyo.ofc@computer.org](mailto:tokyo.ofc@computer.org)

*Individual paper REPRINTS may be ordered at:* [reprints@computer.org](mailto:reprints@computer.org)

Editorial production by Stephanie Kawada

Cover art production by Joe Daigle/Studio Productions

Printed in the United States of America by Applied Digital Imaging



IEEE Computer Society  
**Conference Publishing Services**  
<http://www.computer.org/proceedings/>



# Proceedings



## Table of Contents

<b>Message from the General and Program Chairs .....</b>	xiii
<b>Symposium Committees .....</b>	xiv

### Keynotes

Advanced Channel Decoding Algorithms and Their Implementation for Future Communication Systems .....	3
<i>Norbert Wehn</i>	
Multiprocessor Systems-on-Chips.....	4
<i>Wayne Wolf</i>	

### Regular Papers

#### Intellectual Property and Design

Floorplanning Based on Particle Swarm Optimization.....	7
<i>Tsung-Ying Sun, Sheng-Ta Hsieh, Hsiang-Min Wang, and Cheng-Wei Lin</i>	
Enhanced Dual Strategy Based VLSI Architecture for Computing Pseudo Inverse of Channel Matrix in a MIMO Wireless System .....	12
<i>Zahid Khan, Tughrul Arslan, John S. Thompson, and Ahmet T. Erdogan</i>	
Adaptive Porting of Analog IPs with Reusable Conservative Properties .....	18
<i>Takashi Nojima, Shigetoshi Nakatake, Toru Fujimura, Koji Okazaki, Yoji Kajitani, and Nobuto Ono</i>	

VLSI Design Exchange with Intellectual Property Protection in FPGA Environment Using Both Secret and Public-Key Cryptography .....	24
<i>Wael Adi, Rolf Ernst, Bassel Soudan, and Abdulrahman Hanoun</i>	

## **Physical Design**

Metal Fix and Power Network Repair for SOC .....	33
<i>Qing K. Zhu and Paige Kolze</i>	
Multi-SP: A Representation with United Rectangles for Analog Placement and Routing .....	38
<i>Ning Fu, Shigetoshi Nakatake, and Mitsutoshi Mineshima</i>	
Formulating the Empirical Strategies in Module Generation of Analog MOS Layout .....	44
<i>Tan Yan, Takashi Nojima, and Shigetoshi Nakatake</i>	
An Integer Linear Programming Based Approach to Simultaneous Memory Space Partitioning and Data Allocation for Chip Multiprocessors .....	50
<i>O. Ozturk, G. Chen, M. Kandemir, and M. Karakoy</i>	

## **High Performance Circuits**

High Speed Low Swing Dynamic Circuits with Multiple Supply and Threshold Voltages .....	59
<i>Zhiyu Liu and Volkan Kursun</i>	
High Performance Service-Time-Stamp Computation for WFQ IP Packet Scheduling .....	65
<i>C. McKillen, S. Sezer, and Xin Yang</i>	
Synthesis of Pipelined SRSL Circuits .....	71
<i>Rashad Oreifej, Abdelhalim Alsharqawi, and Abdel Ejnioui</i>	
An Efficient Hardware Implementation of a Self-Adaptable Equalizer for WCDMA Downlink UMTS Standard .....	77
<i>Romualdo Begale Prudêncio, Leandro Soares Indrusiak, and Manfred Glesner</i>	

## **Reconfigurable Systems Integration**

Autonomous Realization of Boeing/JPL Sensor Electronics Based on Reconfigurable System-on-Chip Technology .....	85
<i>Evangelos F. Stefanatos, Tughrul Arslan, Didier Keymeulen, and Ian Ferguson</i>	
Defect-Aware Design Paradigm for Reconfigurable Architectures .....	91
<i>Rahul Jain, Anindita Mukherjee, and Kolin Paul</i>	

New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-Time Adaptive Microelectronic Circuits .....	97
<i>Michael Hübner, Christian Schuck, Matthias Kühnle, and Jürgen Becker</i>	

A “Soft++” eFPGA Physical Design Approach with Case Studies in 180 nm and 90 nm .....	103
<i>Victor Aken ’Ova and Resve Saleh</i>	

QUKU: A Two-Level Reconfigurable Architecture.....	109
<i>Sunil Shukla, Neil W. Bergmann, and Jürgen Becker</i>	

## **Mixed-Signal Design and Analysis**

Space-Saving Layout for Passive Components .....	117
<i>Päivi H. Karjalainen and Pekka Heino</i>	

A Novel Low Power Multilevel Current Mode Interconnect System.....	122
<i>Supreet Joshi and Dinesh Sharma</i>	

The Design of Analog Front-End Circuitry for 1X HD-DVD PRML Read Channel.....	128
<i>Sheng-Jang Lin, I-Shun Chen, Bo-Wei Chen, and Feng-Hsiang Lo</i>	

Adaptive Signal Processing in Mixed-Signal VLSI with Anti-Hebbian Learning .....	133
<i>Miguel Figueroa, Esteban Matamala, Gonzalo Carvajal, and Seth Bridges</i>	

## **Test and Verification**

Verification of Scheduling in High-Level Synthesis .....	141
<i>C. Karfa, C. Mandal, D. Sarkar, S. R. Pentakota, and Chris Reade</i>	

An Efficient Wrapper Scan Chain Configuration Method for Network-on-Chip Testing.....	147
<i>Ming Li, Wen-Ben Jone, and Qing-An Zeng</i>	

An Efficient Data-Independent Technique for Compressing Test Vectors in Systems-on-a-Chip .....	153
<i>Xiaoyu Ruan and Rajendra Katti</i>	

Methods for Run-Time Failure Recognition and Recovery in Dynamic and Partial Reconfigurable Systems Based on Xilinx Virtex-II Pro FPGAs .....	159
<i>Katarina Paulsson, Michael Hübner, Markus Jung, and Jürgen Becker</i>	

## **Low Power System Design**

Design and Analysis of a Low Power VLIW DSP Core .....	167
<i>Chan-Hao Chang and Diana Marculescu</i>	

High-Performance Noise-Robust Asynchronous Circuits .....	173
<i>Pankaj Golani and Peter A. Beerel</i>	
A Low Power Lookup Technique for Multi-hashing Network Applications .....	179
<i>Ilhan Kaya and Taskin Kocak</i>	
A Low Power Pipelined Maximum Likelihood Detector for 4x4 QPSK MIMO Wireless Communication Systems .....	185
<i>J. H. Han, A. T. Erdogan, and T. Arslan</i>	

## **System-on-Chip**

Optimal Periodical Memory Allocation for Logic-in-Memory Image Processors .....	193
<i>Masanori Hariyama, Michitaka Kameyama, and Yasuhiro Kobayashi</i>	
Globally Asynchronous Locally Synchronous Wrapper Circuit Based on Clock Gating.....	199
<i>Esmail Amini, Mehrdad Najibi, and Hossein Pedram</i>	
Connection-Oriented Multicasting in Wormhole-Switched Networks on Chip .....	205
<i>Zhonghai Lu, Bei Yin, and Axel Jantsch</i>	
A Virtual Channel Network-on-Chip for GT and BE Traffic.....	211
<i>Nikolay Kavaldjiev, Gerard J. M. Smit, Pierre G. Jansen, and Pascal T. Wolkotte</i>	
Delay-Insensitive On-Chip Communication Link Using Low-Swing Simultaneous Bidirectional Signaling .....	217
<i>Ethiopia Nigussie, Juha Plosila, and Jouni Isoaho</i>	

## **Nano Electronics**

Nanowire Addressing in the Face of Uncertainty .....	225
<i>Eric Rachlin and John E. Savage</i>	
Si Nanocrystal MOSFET with Silicon Nitride Tunnel Insulator for High-Rate Random Number Generation .....	231
<i>Ryuji Ohba, Daisuke Matsushita, Koichi Muraoka, Shinichi Yasuda, Tetsufumi Tanamoto, Ken Uchida, and Shinobu Fujita</i>	
Finite State Machine Implementation with Single-Electron Tunneling Technology.....	237
<i>Jialin Mi and Chunhong Chen</i>	
PLAs in Quantum-dot Cellular Automata .....	242
<i>Xiaobo Sharon Hu, Michael Crocker, Michael Niemier, Minjun Yan, and Gary Bernstein</i>	

## **Reconfigurable System Design and Technologies**

Dynamic Hardware Multiplexing: Improving Adaptability with a Run Time Reconfiguration Manager .....	251
<i>P. Benoit, L. Torres, G. Sassatelli, M. Robert, G. Cambon, and J. Becker</i>	
Regular Routing Architecture for a LUT-Based MPGA .....	257
<i>Francisco-Javier Veredas, Michael Schepler, Bumei Zhai, and Hans-Joerg Pfleiderer</i>	
A New Multilevel Hierarchical MFPGA and Its Suitable Configuration Tools.....	263
<i>Zied Marrakchi, Hayder Mrabet, and Habib Mehrez</i>	
New Non-volatile FPGA Concept Using Magnetic Tunneling Junction.....	269
<i>Nicolas Bruchon, Lionel Torres, Gilles Sassatelli, and Gaston Cambon</i>	

## **Complexity and System Organization**

Profile Directed Instruction Cache Tuning for Embedded Systems .....	277
<i>Kugan Vivekanandarajah, Thambipillai Srikanthan, and Christopher T. Clarke</i>	
Complexity and Low Power Issues for On-Chip Interconnections in MPSoC System Level Design .....	283
<i>Yuriy Sheynin, Elena Suvorova, and Felix Shutenko</i>	
Fast Configuration of an Energy-Efficient Branch Predictor .....	289
<i>P. Hallschmid and R. Saleh</i>	
Exploiting Software Pipelining for Network-on-Chip Architectures .....	295
<i>Feihui Li, Mahmut Kandemir, and Ibrahim Kolcu</i>	

## **System Level and Circuit Analysis**

An Efficient Algorithm for the Analysis of Cyclic Circuits .....	303
<i>Osama Neiroukh, Stephen A. Edwards, and Xiaoyu Song</i>	
Improving System Level Design Space Exploration by Incorporating SAT-Solvers into Multi-objective Evolutionary Algorithms.....	309
<i>Thomas Schlichter, Martin Lukasiewycz, Christian Haubelt, and Jürgen Teich</i>	

## **System Level Design**

Optimisation of the SHA-2 Family of Hash Functions on FPGAs.....	317
<i>Robert P. McEvoy, Francis M. Crowe, Colin C. Murphy, and William P. Marnane</i>	

A Novel Approach to Performance-Oriented Datapath Allocation and Floorplanning .....	323
<i>Vijay Sundaresan and Ranga Vemuri</i>	

CHESS: A Comprehensive Tool for CDFG Extraction and Synthesis of Low Power Designs from VHDL .....	329
<i>Nagarajan Ranganathan, Ravi Namballa, and Narendra Hanchate</i>	

System Exploration of SystemC Designs .....	335
<i>Christian Genz and Rolf Drechsler</i>	

## **Power Aware VLSI Design**

Reliability-Aware SOC Voltage Islands Partition and Floorplan .....	343
<i>Shengqi Yang, Wayne Wolf, N. Vijaykrishnan, and Yuan Xie</i>	

Ultra-Low Energy Computing with Noise: Energy-Performance-Probability Trade-Offs .....	349
<i>Pinar Korkmaz, Bilge E. S. Akgul, and Krishna V. Palem</i>	

Delay and Energy Efficient Data Transmission for On-Chip Buses.....	355
<i>Madhu Mutyam, Melvin Eze, N. Vijaykrishnan, and Yuan Xie</i>	

Power-Oriented Delay Budgeting for Combinational Circuits.....	361
<i>Jialin Mi and Chunhong Chen</i>	

## **VLSI Circuits and Optimization**

Routing-Tree Construction with Concurrent Performance, Power and Congestion Optimization .....	367
<i>Cengiz Alkan and Tom Chen</i>	

Clock Gated Static Pulsed Flip-Flop (CGSPFF) in Sub 100 nm Technology .....	373
<i>A. S. Seyed, S. H. Rasouli, A. Amirabadi, and A. Afzali-Kusha</i>	

Performance and Power Analysis of Globally Asynchronous Locally Synchronous Multi-processor Systems.....	378
<i>Zhiyi Yu and Bevan M. Baas</i>	

Implementing Register Files for High-Performance Microprocessors in a Die-Stacked (3D) Technology .....	384
<i>Kiran Puttaswamy and Gabriel H. Loh</i>	

## **VLSI Circuits and Technologies**

Leakage-Aware SPM Management .....	393
<i>Guangyu Chen, Feihui Li, Ozcan Ozturk, Guilin Chen, Mahmut Kandemir, and Ibrahim Kolcu</i>	
Dependability Analysis of Nano-scale FinFET Circuits.....	399
<i>Feng Wang, Yuan Xie, Kerry Bernstein, and Yan Luo</i>	
A Low-Power 2-Dimensional Bypassing Multiplier Using 0.35 $\mu$ m CMOS Technology.....	405
<i>Chua-Chin Wang and Gang-Neng Sung</i>	

## **Poster Papers**

Multi-level Buffer Block Planning and Buffer Insertion for Large Design Circuits .....	411
<i>Ali Jahanian and Morteza Saheb Zamani</i>	
Effect of Glitches on the Efficiency of Components' Region-Constrained Placement as a Fast Approach to Reduce FPGA's Dynamic Power Consumption .....	416
<i>Seyed E. Esmaeili, Nabil I. Khachab, and Moustafa Y. Ghannam</i>	
Towards a Faster Simulation of SystemC Designs.....	418
<i>Ali Habibi, Haja Moinudeen, Amer Samarah, and Sofiène Tahar</i>	
An Optimized BIST Architecture for FPGA Look-Up Table Testing.....	420
<i>Mahnaz Sadoughi Yarandi, Armin Alaghi, and Zainalabedin Navabi</i>	
Variation Aware Placement for FPGAs.....	422
<i>Suresh Srinivasan and Vijaykrishnan Narayanan</i>	
A Regular Layout Approach for ASICs .....	424
<i>Cláudio Menezes, Cristina Meinhardt, Ricardo Reis, and Reginaldo Tavares</i>	
Evaluating the Impact of Data Encoding Techniques on the Power Consumption in Networks-on-Chip .....	426
<i>José C. S. Palma, Leandro Soares Indrusiak, Fernando G. Moraes, Alberto Garcia Ortiz, Manfred Glesner, and Ricardo A. L. Reis</i>	
Dual-Mode High-Speed Low-Energy Binary Addition.....	428
<i>Johannes Grad and James E. Stine</i>	
A Flexible Architecture for Block Turbo Decoders Using BCH or Reed-Solomon Components Codes .....	430
<i>Erwan Piriou, Christophe Jego, Patrick Adde, and Michel Jezequel</i>	

Transparent Management of Reconfigurable Hardware in Embedded Operating Systems.....	432
<i>Krzysztof Kościuszkiwicz, Fearghal Morgan, and Krzysztof Kępa</i>	
An Open-Source Tool for Simulation of Partially Reconfigurable Systems Using SystemC .....	434
<i>Alisson V. de Brito, Elmar U. K. Melcher, and Wilson Rosas</i>	
Partial and Dynamic Reconfiguration of FPGAs: A Top Down Design Methodology for an Automatic Implementation .....	436
<i>Florent Berthelot and Fabienne Nouvel</i>	
Self-Timed Thermally-Aware Circuits.....	438
<i>David Fang, Filipp Akopyan, and Rajit Manohar</i>	
A New Protocol Stack Model for Network on Chip.....	440
<i>Masood Dehyadgari, Mohsen Nickray, Ali Afzali-kusha, and Zainalabedin Navabi</i>	
A Robust Synchronizer.....	442
<i>Jun Zhou, David Kinniment, Gordon Russell, and Alex Yakovlev</i>	
Low Power Layered Space-Time Channel Detector Architecture for Mimo Systems .....	444
<i>T. Takahashi, A. T. Erdogan, T. Arslan, and J. H. Han</i>	
Sensor-Driven Power Management: Enhancing Performance and Reliability of Autonomously Powered Systems.....	446
<i>Josef Haid and Dietmar Scheiblhofer</i>	
Reducing Memory Requirements through Task Recomputation in Embedded Multi-CPU Systems.....	448
<i>H. Koc, S. Tosun, O. Ozturk, and M. Kandemir</i>	
Compiler-Directed Management of Leakage Power in Software-Managed Memories.....	450
<i>G. Chen, F. Li, M. Kandemir, O. Ozturk, and I. Demirkiran</i>	
A Parallel Architecture for Hardware Face Detection .....	452
<i>T. Theοcharides, N. Vijaykrishnan, and M. J. Irwin</i>	
A VLSI GFP Frame Delineation Circuit .....	454
<i>Ciaran Toal, Sakir Sezer, and Xin Yang</i>	
Effects of Parameter Variations and Crosstalk Noise on H-Tree Clock Distribution Networks .....	456
<i>Itisha Chanodia and Dimitrios Velenis</i>	
<b>Author Index .....</b>	459