



International Symposium on Parallel Computing in Electrical Engineering

13–17 September 2006 • Bialystok, Poland

Supported by

IEEE Poland Section

IEEE Computer Society Technical Committee on Parallel Processing (TCPP)

IEEE Computer Society Technical Committee on Supercomputing Applications (TCSA)

Bialystok Technical University (Poland)

Polish-Japanese Institute of Information Technology (Poland)

Technische Universitat Dresden (Germany)

Technische Universitat Munchen (Germany)

University of Luton (Great Britain)

University of Quebec at Trois-Rivieres (Canada)



Los Alamitos, California

Washington • Tokyo

Copyright © 2006 by The Institute of Electrical and Electronics Engineers, Inc.
All rights reserved.

Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ 08855-1331.

The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors' opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc.

IEEE Computer Society Order Number P2554
ISBN-13: 978-0-7695-2554-9
ISBN-10: 0-7695-2554-7
Library of Congress Control Number 2006923736

Additional copies may be ordered from:

IEEE Computer Society
Customer Service Center
10662 Los Vaqueros Circle
P.O. Box 3014
Los Alamitos, CA 90720-1314
Tel: + 1 800 272 6657
Fax: + 1 714 821 4641
<http://computer.org/cspress>
csbooks@computer.org

IEEE Service Center
445 Hoes Lane
P.O. Box 1331
Piscataway, NJ 08855-1331
Tel: + 1 732 981 0060
Fax: + 1 732 981 9667
[http://shop.ieee.org/store/
customer-service@ieee.org](http://shop.ieee.org/store/customer-service@ieee.org)


IEEE Computer Society
Asia/Pacific Office
Watanabe Bldg., 1-4-2
Minami-Aoyama
Minato-ku, Tokyo 107-0062
JAPAN
Tel: + 81 3 3408 3118
Fax: + 81 3 3408 3553
tokyo.ofc@computer.org

Individual paper REPRINTS may be ordered at: reprints@computer.org

Editorial production by Randall S. Bilof

Cover art production by Joe Daigle/Studio Productions

Printed in the United States of America by The Printing House



IEEE Computer Society
Conference Publishing Services
<http://www.computer.org/proceedings/>

Contents

Proceedings of the International Symposium on Parallel Computing in Electrical Engineering

PARELEC 2006

Chair's Welcome	x
International Steering Committee	xii
International Program Committee	xiii
Reviewers	xiv
Conference Committee	xv
Sponsors	xvi
Supporting Institutions	xvii

Invited Papers

Scientific Programming for Heterogeneous Systems—Bridging the Gap between Algorithms and Applications	3
<i>Alexey Lastovetsky</i>	
Multi-Core Processors: New Way to Achieve High System Performance	9
<i>Pawel Gepner and Michał F. Kowalik</i>	
Challenges to the Design of Mobile Middleware Systems	14
<i>Dan Grigoras</i>	
Automatic High Voltage Apparatus Optimization: Making It More Engineer-Friendly	20
<i>Carsten Trinitis</i>	

Parallel System Architecture

A Fault-Tolerant Dynamic Fetch Policy for SMT Processors in Multi-Bus Environments	31
<i>Bernhard Fechner</i>	
An Efficient SRA Based Isomorphic Task Allocation Scheme for k-ary n-Cube Massively Parallel Processors	37
<i>D. Doreen Hephzibah Miriam, T. Srinivasan, and R. Deepa</i>	
Balanced Spatio-Temporal Data Warehouse with R-MVB, STCAT and BITMAP Indexes	43
<i>Marcin Gorawski and Michał Gorawski</i>	
An Algorithm to Embed Hamiltonian Cycles in Crossed Cubes	49
<i>Dajin Wang</i>	
Application-Driven Development of Concurrent Packet Processing Platforms	55
<i>Christian Sauer, Matthias Gries, J.-C. Niemann, M. Pormann, and M. Thies</i>	
Integrating SHECS-Based Critical Sections with Hardware SMP Scheduler in TLP-CMPs	62
<i>Tomasz Madajczak and Henryk Krawczyk</i>	

Evolutionary Multiprocessor Task Scheduling.....	68
<i>Faezeh Montazeri, Mehdi Salmani-Jelodar, S. Najmeh Fakhraie, and S. Mehdi Fakhraie</i>	

Parallel System Modeling

Fast Matrix Multiplication in Dynamic SMP Clusters with Communication on the Fly in Systems on Chip Technology.....	77
<i>Marek Tudruj and Lukasz Masko</i>	
Open MP Extension for Multithreaded Computing with Dynamic SMP Processor Clusters with Communication on the Fly.....	83
<i>Adam Smyk, Marek Tudruj, and Lukasz Masko</i>	
Generalised Resource Model for Parallel Instruction Scheduling	89
<i>Jan Müller</i>	
Program Graph Structuring for Execution in Dynamic SMP Clusters Using Moldable Tasks.....	95
<i>Lukasz Masko, Gregory Mounie, Denis Trystram, and Marek Tudruj</i>	
The Centisecond Two Levels Hidden Semi Markov Model (CTLHSMM)	101
<i>Abdellah Yousfi and Abdelouafi Meziane</i>	
Energy Optimisation in Resilient Self-Stabilizing Processes.....	105
<i>Adrian Kosowski and Lukasz Kuszner</i>	

Grids

Building Mini-Grid Environments with Virtual Private Networks: A Pragmatic Approach	111
<i>Christian Kauhaus and Dietmar Fey</i>	
Specification, Analysis and Testing of Grid Environments Using Abstract State Machines	116
<i>Daniel Lamch and Roman Wyrzykowski</i>	
A Two-Level Approach to Building a Campus Grid	121
<i>Adam Kozakiewicz and Andrzej Karbowski</i>	
Complexity of Collective Communications on NoCs	127
<i>Jiří Jaroš, Miloš Ohlídal, and Václav Dvořák</i>	
A Simulation Model for Grid Scheduling Analysis and Optimization	133
<i>Florin Pop, Ciprian Dobre, Gavril Godza, and Valentin Cristea</i>	
Scalable and Parallel Aggregated Bit Vector Packet Classification Using Prefix Computation Model	139
<i>T. Srinivasan, N. Dhanasekar, M. Nivedita, R. Dhivyakrishnan, and A. A. Azeezunnisa</i>	
Enabling Reconfigurable Hardware Accelerators for the Grid.....	145
<i>Stefan Dydel, Krzysztof Benedyczak, and Piotr Bala</i>	

Automatic Parallelization

Hierarchical Partitioning for Piecewise Linear Algorithms	153
<i>Hritam Dutta, Frank Hannig, and Jürgen Teich</i>	
Hybrid Approach for Parallelization of Sequential Code with Function Level and Block Level Parallelization	161
<i>K. Ashwin Kumar, Aasish Kumar Pappu, K. Sarath Kumar, and Sudip Sanyal</i>	
Derivation of Packing Instructions for Exploiting Sub-Word Parallelism.....	167
<i>Rainer Schaffer, Renate Merker, and Francky Cathoor</i>	

Efficient Realization of the Edge Detection Algorithm on a Processor Array with Parallelism on Two Levels	173
<i>Sebastian Siegel, Rainer Schaffer, and Renate Merker</i>	

Reconfigurable Computing

Automatic Generation of Split-Radix 2-4 Parallel-Pipeline FFT Processors: Hardware Reconfiguration and Core Optimizations	181
<i>Alexander A. Petrovsky and Sergei L. Shkredov</i>	
IRS—A Portable Interface for Reconfigurable Systems.....	187
<i>Torsten Mehlan, Jochen Strunk, Torsten Hoefler, Frank Mietke, and Wolfgang Rehm</i>	
Design of Low Memory Usage Discrete Wavelet Transform on FPGA Using Novel Diagonal Scan	192
<i>Sarma Nedunuri, John Y. Cheung, and Prakasa Nedunuri</i>	
Reconfigurable Parallel Hardware for Computing Local Linear Neuro-Fuzzy Model.....	198
<i>A. Pedram, M. R. Jamali, S. M. Fakhraie, and C. Lucas</i>	
Efficient Parallel Embedded Computing through Look-Ahead Configured Dynamic Inter-Processor Connections	202
<i>Eryk Laskowski and Marek Tudruj</i>	
Mapping DSP Algorithms into FPGA	208
<i>Oleg Maslennikov and Anatolij Sergiyenko</i>	
Evaluation of On-Chip Interfaces for Dynamically Reconfigurable Coprocessors	214
<i>Björn Griese, Boris Kettelhoit, and Mario Porrmann</i>	
FPGA Chip as a System Master for Hardware Aided Parallel Computing.....	220
<i>Jacek Pierzchlewski, Paweł Śniatała, Błażej Nowakowski, Andrzej Rybarczyk, and Wojciech Wencel</i>	

Performance Monitoring, Analysis Tools and Methods

Assessing Single-Message and Multi-Node Communication Performance of InfiniBand	227
<i>Torsten Hoefler, Carsten Viertel, Torsten Mehlan, Frank Mietke, and Wolfgang Rehm</i>	
Parallel Irregular Computations Control Based on Global Predicate Monitoring.....	233
<i>J. Borkowski, D. Kopański, and M. Tudruj</i>	
Performance Modeling of Fault-Tolerant Circuit-Switched Communication Networks	239
<i>F. Safaei, A. Khonsari, M. Fathy, N. Alzeidi, and M. Ould-Khaoua</i>	
A Performance Study of Path Based Multicast Communication Algorithms	245
<i>Ahmed Al-Dubai and Imed Romdhani</i>	
Nearly-All-Optical Routing in Sparse Optical Tori	251
<i>Risto T. Honkanen</i>	
Optimizing Distributed Data Mining Applications Based on Object Clustering Methods	257
<i>V. Fiolet, E. Laskowski, R. Olejnik, L. Maško, B. Toursel, and M. Tudruj</i>	
Communication Generation for Irregular Parallel Applications	263
<i>Changjun Hu, Jing Li, Jue Wang, Yonghong Li, Liang Ding, and Jianjiang Li</i>	

Parallel Numerics

Stochastic Analysis of Solving Complex Problem on Distributed Computer Systems	271
<i>Kirill V. Pavsky</i>	

A Fast Parallel Dynasearch Algorithm for Some Scheduling Problems	275
<i>Wojciech Bożejko and Mieczysław Wodecki</i>	
Backend Engine for Parallel String Matching Using Boolean Matrix	281
<i>S. Viswanadha Raju, A. Vinaya Babu, and M. Mrudula</i>	
Piecewise Cubic Interpolation on Distributed Memory Parallel Computers and Clusters of Workstations ...	284
<i>Przemysław Stpiczyński and Joanna Potiopa</i>	
Creating a Forest of Binary Search Trees for a Multiprocessor System	290
<i>Suri Pushpa, Prasad Vinod, and Carsten Maple</i>	
Time Domain Decomposition in Parallel Analysis of Transient States	295
<i>Jarosław Forenc</i>	
The CCM Based Implementation of the Parallel Variant of BiCG Algorithm Suitable for Massively Parallel Computing	301
<i>Andrzej Rybarczyk, Michał Szulc, and Jarosław Wencel</i>	

Modeling and Optimization

Pattern Separation in the Model of Mammalian Visual System	309
<i>Grzegorz M. Wojcik and Wiesław A. Kaminski</i>	
HGSNash Strategy as the Decision-Making Method for Water Resource Systems with External Disagreement of Interests	313
<i>Joanna Kołodziej, Krzysztof Jauernig, and Aleksander Cieślak</i>	
A Parallel Differential Evolution Algorithm for Neural Network Training	319
<i>Wojciech Kwedlo and Krzysztof Bandurski</i>	
Parallelisation of Genetic Algorithms for Solving University Timetabling Problems.....	325
<i>Karol Bańczyk, Tomasz Boiński, and Henryk Krawczyk</i>	
Performance Evaluation of Different Kohonen Network Parallelization Techniques.....	331
<i>Jan Kwiatkowski, Marcin Pawlik, Urszula Markowska-Kaczmar, and Dariusz Konieczny</i>	
Parallel-Genetic-Algorithm-Based HW/SW Partitioning	337
<i>Amin Farmahini Farahani, Mehdi Kamal, and Mehdi Salmani-Jelodar</i>	
An Efficient Task Scheduling Technique in Heterogeneous Systems Using Self-Adaptive Selection-Based Genetic Algorithm.....	343
<i>R. Deepa, T. Srinivasan, and D. Doreen Hephzibah Miriam</i>	
Speeding Up Sequential Simulated Annealing by Parallelization	349
<i>Zbigniew J. Czech</i>	

Image and Signal Processing

Parallel Linear Hashtable Motion Estimation Algorithm for Parallel Video Processing.....	357
<i>Yunsong Wu and Graham Megson</i>	
Hierarchical Parallelization of an H.264/AVC Video Encoder	363
<i>A. Rodríguez, A. González, and M. P. Malumbres</i>	
Marching Pixels—Using Organic Computing Principles in Embedded Parallel Hardware	369
<i>Marcus Komann and Dietmar Fey</i>	
A Space-Time Multiplex Architecture for 3D Stacked Embedded Vision Systems.....	374
<i>Michael Schmidt, Andreas Loos, and Dietmar Fey</i>	

Parallel Symbol Architectures for H.264/AVC Binary Coder Based on Arithmetic Coding	380
<i>Grzegorz Pastuszak</i>	
A Delay-Optimal Static Scheduling of DSP Applications Mapped onto Multiprocessor Architectures	386
<i>Awni Itradat, M. O. Ahmad, and Ali Shatnawi</i>	
A Hardware Conceptual Prototyping of the Genetic Algorithm to Adaptive IIR Filtering	392
<i>G. Rubin, K. Bielawski, and J. Baszun</i>	
The Neighboring Pixel Representation for Efficient Binary Image Processing Operations	396
<i>Rafał Kapela and Andrzej Rybarczyk</i>	

Applications of Parallel Computing

A Software Architecture Based on Multi-Agent and Grid Computing for Electric Power System Applications.....	405
<i>Qi Huang, Kaiyu Qin, and Wenyong Wang</i>	
Development of an MPI for Power System Distributed Parallel Computing in Wide Area Network with P2P Technology.....	411
<i>Qi Huang, Jianbo Yi, Shi Jing, and Ke Huang</i>	
A Parallel Mesh Division Algorithm for General Linear Two Point Boundary Value Problems	417
<i>Rajesh K. Bawa, V. Rathish Kumar, and Tanu Gupta</i>	
Parallel FDTD Computations Optimized by Program Macro Data Flow Graph Redeployment	421
<i>Adam Smyk and Marek Tudruj</i>	
Using a Parallel Virtual Machine to Optimize Lighting Systems	427
<i>Leszek Kasprzyk, Ryszard Nawrowski, and Andrzej Tomczewski</i>	
The Concept of Computing on Chip (CoC) for Electric Power System Application.....	433
<i>Qi Huang, Xiaoping Chen, Bingfeng Wang, Ronghai Cai, and Kaiyu Qin</i>	
Two-Dimensional Cutting Stock Problem: Shared Memory Parallelizations.....	438
<i>Luis García, Coromoto León, Gara Miranda, and Casiano Rodríguez</i>	
MPI and Non-MPI Simulations for Epitaxial Surface Growth	444
<i>Carmen B. Navarrete, Susana Holgado, and Eloy Anguiano</i>	
Computer Cluster as a Tool in the Continuous Exact State Reconstruction	448
<i>Mariusz Pelc</i>	
The Change of State Variables in Global Linearization of Non-Linear State Equation	454
<i>Paweł Myszkowski</i>	
A Computer Aided Global Linearization of a Non-Linear Electric Circuit.....	461
<i>Robert Piotr Bycul and Paweł Myszkowski</i>	
The Use of the Dynamic Space Decomposition Algorithm of a Computational Area in Heterogeneous Cluster Computations	466
<i>Wojciech Walendziuk and Sławomir Kwieckowski</i>	
Distributed Optimization of Temperature Field for Reliable Construction of Electronic Circuits	470
<i>Bogusław Butryło</i>	
Author Index	477