GENERAL CHAIR'S WELCOME

Welcome to San Francisco and the 43rd Design Automation Conference! San Francisco is an excellent venue for DAC, with its proximity to many high-tech companies, its beautiful location, and a wide variety of activities and sights. DAC's return to San Francisco after eight years of absence promises a lively and especially well-attended event. Thousands of executives, managers, designers, academics, journalists, and others are converging here during DAC, the largest and most prestigious event focused on the design of electronic circuits and systems.

The technical program, which received a record 865 regular paper submissions, includes hot topics such as low power, DFM, and ESL among many others. This year, it sees an increase in design papers and includes two new topics: beyond-the-die, and emerging technologies. Overall, the program contains more than 200 technical presentations in 11 tracks, eight technical program panels, seven special sessions, and seven full-day tutorials – all led by widely respected industry experts. Full-day tutorials are being held Monday and Friday, and cover a wide range of topics including DFM, verification, ESL, embedded systems, chip-package co-design, and test.

DAC is highlighting a special MEGa theme – Multimedia, Entertainment, and Games – found throughout the program in all three keynotes, several pavilion sessions, and in a full day of technical sessions on Wednesday. Topics will range from issues faced in the design of the iPod, to technology requirements for 3D graphics in feature films, to power management for next-generation media applications. This promises to be an exciting part of the program as the topic is timely, exposes cutting-edge problems, and touches everyone's lives.

Three keynote addresses will be held this year. Monday's keynote is Joe Costello, appearing nearly 10 years after leaving his post as Cadence's CEO. His recent endeavor has been serving as Chairman of Orb Networks, Inc., a company working to bring media to mobile devices, and his talk will focus on today's macro consumer trends. Tuesday's keynote is Hans Stork, Senior Vice President and CTO of Texas Instruments Inc., who brings a wealth of experience and knowledge in process technologies. He will address issues in the sub-50nm processes that enable SoCs in mobile communication devices of the future. On Thursday, DAC welcomes Alessandro Cremonesi, VP of Strategy and System Technology and General Manager of Advanced System Technology at STMicroelectronics, who has been leading ST's efforts in SoC design. He will deliver a keynote on the challenges of convergence – handling the increased complexity at the system, embedded software, and silicon implementation level.

DAC has again organized Management Day to be held Tuesday, offering mid- and senior-level design managers a forum for sharing information on technology trends and decision-making processes.

The exhibit floor is crowded and will be lively with more than 240 exhibitors. On the floor, be sure to visit the DAC pavilion which returns with a full schedule of 18 panels, the MEGa theme booth with exciting demos, and the networking opportunities at the Monday exhibit floor happy hour. Hands-on tutorials given by exhibitors are scheduled throughout the week, all covering low-power design.

DAC promises to be a great learning experience. Advancements, research and insights that the global design community brings to this year's event has something to interest everyone.

It is the contributions of many people that make DAC the success that it has been for over four decades as the premier design automation event. The technical program participants and the many volunteer committees work to provide the core of the program content and direction for future years. Conference Managers MP Associates, Inc. continue to be focused on DAC's success. We are grateful for the support of our sponsors, ACM/SIGDA, IEEE/CASS/CANDE/CEDA, and the EDA Consortium.

Enjoy an educational and exciting week at DAC in San Francisco!

Best regards,
Ellen Sentovich
General Chair, 43rd DAC

PROCEEDINGS OF THE 43RD DESIGN AUTOMATION CONFERENCE®

The Association for Computing Machinery
1515 Broadway
New York, New York 10036

Copyright 2006 by the Association for Computing Machinery, Inc. (ACM). Permission to make digital or hard copies of portions of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyright for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permission to republish from: Publications Dept., ACM, Inc. Fax: +1 (212) 869-0481 or <permissions@acm.org>.

For other copying of articles that carry a code at the bottom of the first or last page, copying is permitted provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

Notice to Past Authors of ACM-Published Articles

ACM intends to create a complete electronic archive of all articles and/or other material previously published by ACM. If you have written a work that was previously published by ACM in any journal or conference proceedings prior to 1978, or any SIG Newsletter at any time, and you do NOT want this work to appear in the ACM Digital Library, please inform permissions@acm.org, stating the title of the work, the author(s), and where and when published.

ACM Order Number 477060
ISBN 1-59593-381-6

IEEE Catalog Number 06CH37797

Library of Congress Number 85-644924

ISSN 0738-100X

Additional copies may be ordered prepaid from:

ACM Order Department
P.O. Box 11414
New York, NY, 10286-1414

(U.S.A. and Canada)
Fax: 1-800-342-6626

(all other countries)
Fax: +1-212-944-1318
email: orders@acm.org

Additional copies of this publication are available from:

IEEE Service Center
445 Hoes Lane
Piscataway, NJ 08855-1331

1-800-678-IEEE
+1-732-981-1393
+1-732-981-1721 (Fax)
www.ieee.org

Printed in the U.S.A.

Table of Contents

General Chair's Welcome i

Executive Committee xxi

Technical Program Committee xxiii

Panel Sub-Committee xxv

Tutorial Committee xxv

Student Design Contest Judges xxv

Exhibitor Liaison Committee xxvi

Monday Keynote Address – Joe Costello xxvii

General Session Keynote Address – Hans Stork xxviii

Thursday Keynote Address – Alessandro Cremonesi xxix

Marie R. Pistilli Women in EDA Achievement Award xxx

P.O. Pistilli Undergraduate Scholarships xxx

Design Automation Conference Graduate Scholarships xxx

DAC/ISSCC 2006 Student Design Contest Winners xxxi

ACM Transactions on Design Automation of Electronic Systems xxxii

ACM/SIGDA Distinguished Service Award xxxii

2006 Phil Kaufman Award for Distinguished Contributions to EDA xxxii

IEEE Circuits and Systems Society 2006 Education Award xxxii

IEEE Circuits and Systems Society 2006 Industrial Pioneer Award xxxii

IEEE Circuits and Systems Society 2006 Donald O. Pederson Award xxxii

IEEE Circuits and Systems Society 2006 CSVT Transactions Best Paper Award xxxiii

IEEE Circuits and Systems Society 2006 VLSI Transactions Best Paper Award xxxiii

2006 IEEE Fellows xxxiii

Reviewers xxxiv

2007 Call for Papers xxxviii

SESSION 1: PANEL — How Will the Fabless Model Survive? 1

Chair: Don Clark *(Wall Street Journal)*
Organizer: Riko Radojcic *(Qualcomm)*
Panelists: T. Hartung *(X-FAB Semiconductor Foundries AG)*, A. Hunter *(Samsung Semiconductor Inc.)*, F. James *(Cadence Design Systems)*, M. Bohr *(Intel Corp.)*, B. Paulsen *(TSMC NA)*, N. Yu *(Qualcomm)*

SESSION 2: Special Session: Why Doesn't My System Work?

Chair: Bart Vermeulen *(Philips Research)*
Organizer: Erik Jan Marinissen

2.1 The Good, the Bad, and the Ugly of Silicon Debug 3
D. Josephson *(Intel Corporation)*

2.2 A Reconfigurable Design-for-Debug Infrastructure for SoCs 7
M. Abramovici, P. Bradley, K. Dwarakanath, P. Levin, G. Memmi, D. Miller *(DAFCA, Inc.)*

2.3 Visibility Enhancement for Silicon Debug 13
Y.-C. Hsu, F. Tsai, W. Jong, Y.-T. Chang *(Novas Software)*

SESSION 3: Hierarchical Synthesis for Mixed-Signal Designs
Chair: Gerd Vandersteen *(IMEC/VUB)*
Organizers: Geert Van Der Plas & Koen Lampaert

3.1 A CPPLL Hierarchical Optimization Methodology Considering Jitter, Power and Locking Time 19
J. Zou, D. Mueller, H. Graeb, U. Schlichtmann *(Technical University of Meuchen)*

3.2 Hierarchical Bottom–up Analog Optimization Methodology Validated by a Delta–Sigma A/D Converter Design for the 802.11a/b/g Standard 25
T. Eeckelaert, R. Schoofs, G. Gielen, M. Steyaert, W. Sansen *(Katholieke Universiteit Leuven)*

3.3 Generation of Yield-Aware Pareto Surfaces for Hierarchical Circuit Design Space Exploration 31
S. K. Tiwary *(Carnegie Mellon University)*, P. K. Tiwary *(BIT Mesra)*,
R. A. Rutenbar *(Carnegie Mellon University)*

SESSION 4: Processor and Communication Centric SOC Design
Chair: Johannes Stahl *(CoWare, Inc.)*
Organizers: Brian Bailey & Rainer Leupers

4.1 A Real Time Budgeting Method for Module-Level-Pipelined Bus Based System using Bus Scenarios 37
T. Tanimoto *(Renesas Technology Corporation, Osaka University)*,
S. Yamaguchi *(Osaka University, Canon Inc.)*, A. Nakata, T. Higashino *(Osaka University)*

4.2 Exploiting Forwarding to Improve Data Bandwidth of Instruction-Set Extensions 43
R. Jayaseelan, H. Liu, T. Mitra *(National University of Singapore)*

4.3 Multiprocessor System-on-Chip Data Reuse Analysis for Exploring Customized Memory Hierarchies 49
I. Issenin *(University of California at Irvine)*, E. Brockmeyer, B. Durinck *(IMEC)*,
N. Dutt *(University of California at Irvine)*

4.4 Prototyping a Fault-Tolerant Multiprocessor SoC with Run-time Fault Recovery 53
X. Zhu *(Northeastern University)*, W. Qin *(Boston University)*

SESSION 5: Practical Applications of DFM
Chair: Nagib Hakim *(Intel Corporation)*
Organizer: Michael Orshansky

5.1 Statistical Analysis of SRAM Cell Stability 57
K. Agarwal, S. Nassif *(IBM Research)*

5.2 Criticality Computation in Parameterized Statistical Timing 63
J. Xiong *(University of California at Los Angeles)*, V. Zolotov *(IBM Research)*,
N. Venkateswaran *(IBM Systems & Tech. Group)*, C. Visweswariah *(IBM Research)*

5.3 Mixture Importance Sampling and Its Application to the Analysis of SRAM Designs in the Presence of Rare Failure Events 69
R. Kanj *(IBM Austin Research Laboratories)*, R. Joshi, S. Nassif *(IBM Austin Research Laboratories)*

5.4 An Up-stream Design Auto-fix Flow for Manufacturability Enhancement 73
J. Yang, E. Chohen, C. Tabery, N. Rodriguez, M. Craig *(Advanced Micro Devices)*

SESSION 6: PANEL — DAC Technologist Panel "The IC Nanometer Race — What Will it Take to Win?" 77
Chair: Walden C. Rhines *(Mentor Graphics)*
Organizer: Laura Parker *(Mentor Graphics)*
Panelists: G. Singer *(Intel Corporation)*, P. Magarshack *(STMicroelectronics)*,
D. Buss *(Texas Instruments, Inc.)*, F.-C. Hsu *(Taiwan Semiconductor Manufacturing Company)*,
H.-K. Kang *(Samsung Electronics Co., Ltd.)*

SESSION 7: Special Session: Bridging the System to RTL Verification Gap

Chair: Brian Bailey *(Verification Consultant)*
Organizer: Anmol Mathur

7.1 Use of C/C++ Models for Architecture Exploration and Verification of DSPs 79
D. Brier, R. S. Mitra *(Texas Instruments, Inc.)*

7.2 Maintaining Consistency Between SystemC and RTL System Designs 85
A. Bruce, A. Nightingale, N. Romdhane *(ARM Ltd.)*,
M. M. K. Hashmi, S. Beavis *(Spiratech Ltd.)*, C. Lennard *(ARM Ltd.)*

7.3 SystemC Transaction Level Models and RTL Verification 90
S. Swan *(Cadence Design Systems, Inc.)*

7.4 Towards a C++-based Design Methodology Facilitating Sequential Equivalence Checking 93
P. Georgelin *(STMicroelectronics)*, V. Krishnaswamy *(Calypto Design Systems, Inc.)*

SESSION 8: Leakage, Power Analysis and Optimization

Chair: Nam Sung Kim *(Intel Corporation)*
Organizers: Naehyuck Chang & Sanu Mathew

8.1 Charge Recycling in MTCMOS Circuits: Concept and Analysis 97
E. Pakbaznia *(University of Southern California)*, F. Fallah *(Fujitsu Laboratories of America)*,
M. Pedram *(University of Southern California)*

8.2 Projection-Based Statistical Analysis of Full-Chip Leakage Power with Non-Log-Normal Distributions 103
X. Li, J. Le, L. T. Pileggi *(Carnegie Mellon University)*

8.3 Physical Design Methodology of Power Gating Circuits for Standard-Cell-Based Design 109
H.-O. Kim, Y. Shin *(KAIST)*, H. Kim, I. Eo *(Electronics and Telecommunications Research Institute)*

8.4 Challenges in Sleep Transistor Design and Implementation in Low-Power Designs 113
K. Shih *(Synopsys Inc.)*, D. Howard *(ARM Ltd.)*

8.5 A Fast Simultaneous Input Vector Generation and Gate Replacement Algorithm for Leakage Power Reduction 117
L. Cheng, L. Deng, D. Chen, M. D. F. Wong *(University of Illinois at Urbana-Champaign)*

8.6 Timing Driven Power Gating 121
D.-S. Chiou, S.-H. Chen, S.-C. Chang, C. Yeh *(National Chung Cheng University)*

SESSION 9: MPSOC Design Methodologies and Applications

Chair: Dan Gajski *(University of California at Irvine)*
Organizers: Peter Marwedel & Tajana Simunic

9.1 A Multiprocessor System-on-Chip for Real-Time Biomedical Monitoring and Analysis: Architectural Design Space Exploration 125
I. A. Khatib *(Royal Institute of Technology)*, F. Poletti *(University of Bologna)*,
D. Bertozzi *(University of Ferrara)*, L. Benini *(University of Bologna)*,
M. Bechara, H. Khalifeh *(American University of Beirut)*,
A. Jantsch *(Royal Institute of Technology)*, R. Nabiev *(Karolinska University)*

9.2 An Automated, Reconfigurable, Low-Power RFID Tag 131
A. K. Jones, R. R. Hoare, S. R. Dontharaju, S. Tung, R. Sprang,
J. Fazekas, J. T. Cain, M. H. Mickle *(University of Pittsburgh)*

9.3 Design Space Exploration and Prototyping for On-chip Multimedia Applications 137
H. G. Lee *(Seoul National University)*, U. Y. Ogras, R. Marculescu *(Carnegie Mellon University)*,
N. Chang *(Seoul National University)*

9.4 Evaluation and Design Trade-Offs Between Circuit-Switched and Packet-Switched NOCs for Application-Specific SOCs 143
K.-C. Chang, J.-S. Shen, T.-F. Chen *(National Chung Cheng University)*

SESSION 10: Statistical Timing Analysis
Chair: Chandu Visweswariah *(IBM Corporation)*
Organizers: David Blaauw& Hai Zhou

10.1 Refined Statistical Static Timing Analysis Through Learning Spatial Delay Correlations 149
B. N. Lee, L.-C. Wang *(University of California at Santa Barbara)*,
M. S. Abadir *(Freescale Semiconductor, Inc.)*

10.2 Statistical Timing Analysis with Correlated Non-Gaussian Parameters using Independent Component Analysis 155
J. Singh, S. Sapatnekar *(University of Minnesota)*

10.3 Statistical Timing Based on Incomplete Probabilistic Descriptions of Parameter Uncertainty 161
W.-S. Wang *(University of Texas at Austin)*, V. Kreinovich *(University of Texas at El Paso)*,
M. Orshansky *(University of Texas at Austin)*

10.4 Probabilistic Interval-Valued Computation: Toward a Practical Surrogate for Statistics Inside CAD Tools 167
A. Singhee, C. F. Fang, J. D. Ma, R. A. Rutenbar *(Carnegie Mellon University)*

100 Management Day 100

Decision-Making for Complex SoCs in Consumer Electronic Products 173
Chair: Ron Wilson *(EDN)*
Organizer: Yervant Zorian *(Virage Logic Corporation)*

SESSION 11: Panel — Entering the Hot Zone — Can You Handle the Heat and Be Cool? 174
Chair: Daya Nadamudi *(Gartner Dataquest)*
Organizer: Michelle Clancy *(Cayenne Communication)*
Panelists: A. Yang *(Apache Design Solutions)*, R. Chandra *(Gradient Design Automation)*,
S. Burke *(ATI Technologies)*, J. A. DeLaCruz *(eSilicon Corporation)*, S. Santhanam *(P.A. Semi)*,
U. Ko *(Texas Instruments Inc.)*

SESSION 12: Special Session: Reliability Challenges for 65NM and Beyond
Chair: David Yeh *(Texas Instruments Inc./SRC)*
Organizers: Joel Phillips & Nagaraj NS

12.1 Reliability Challenges for 45nm and Beyond 176
J. W. McPherson *(Texas Instruments, Inc.)*

12.2 Design Tools for Reliability Analysis 182
Z. Liu *(Cadence Design Systems, Inc.)*,
B. W. McGaughy, J. Z. Ma *(Cadence Design Systems, Inc.)*

12.3 Design in Reliability for Communication Designs 188
U. R. Bandi, M. Dasaka, P. K. Kumar *(Intel Corporation)*

12.4 Practical Aspects of Reliability Analysis for IC Designs 193
T. Pompl, C. Schlünder, M. Hommel, H. Nielen, J. Schneider *(Infineon Technologies)*

SESSION 13: Power Grid Analysis and Design
Chair: Sani R. Nassif *(IBM Corporation)*
Organizers: Farid N. Najm & Vikram Jandhyala

13.1 Power Grid Physics and Implications for CAD 199
S. Pant *(University of Michigan)*, E. Chiprout *(Intel Strategic CAD Labs.)*

13.2 Fast Analysis of Structured Power Grid by Triangularization Based Structure Preserving Model Order Reduction 205
H. Yu, Y. Shi, L. He *(University of California at Los Angeles)*

13.3 **Stochastic Variational Analysis of Large Power Grids Considering Intra-die Correlations** 211
P. Ghanta, S. Vrudhula, S. Bhardwaj *(Arizona State University)*, R. Panda *(Freescale Semiconductor, Inc.)*

13.4 **A Fast On-Chip Decoupling Capacitance Budgeting Algorithm Using Macromodeling and Linear Programming** 217
M. Zhao, R. Panda, S. Sundareswaran, S. Yan, Y. Fu *(Freescale Semiconductor, Inc.)*

SESSION 14: Advances in Formal Solvers
Chair: Jeremey Levitt *(Mentor Graphics Corporation)*
Organizers: Alan Hu & Anmol Mathur

14.1 **Distributed Dynamic BDD Reordering** 223
Z. Nevo *(IBM Haifa Research Labs)*, M. Farkash *(IBM Systems Group)*

14.2 **SAT Sweeping with Local Observability Don't-Cares** 229
Q. Zhu, N. Kitchen *(University of California at Berkeley)*,
A. Kuehlmann *(University of California at Berkeley, Cadence Berkeley Labs.)*,
A. Sangiovanni-Vincentelli *(University of California at Berkeley)*

14.3 **Predicate Learning and Selective Theory Deduction for a Difference Logic Solver** 235
C. Wang, A. Gupta, M. Ganai *(NEC Laboratories America)*

14.4 **Fast Illegal State Identification for Improving SAT-Based Induction** 241
V. C. Vimjam, M. S. Hsiao *(Virginia Tech.)*

SESSION 15: Gate Modeling and Model Order Reduction
Chair: Peter Feldmann *(IBM Corporation)*
Organizers: Charlie Chung-Ping Chen & Joel Phillips

15.1 **A Multi-port Current Source Model for Multiple-Input Switching Effects in CMOS Library Cells** 247
C. Amin, C. Kashyap, N. Menezes, K. Killpack, E. Chiprout *(Intel Corporation)*

15.2 **Statistical Logic Cell Delay Analysis Using a Current-based Model** 253
H. Fatemi, S. Nazarian, M. Pedram *(University of Southern California)*

15.3 **Multi-Shift Quadratic Alternating Direction Implicit Iteration for High-Speed Positive-Real Balanced Truncation** 257
N. Wong *(The University of Hong Kong)*, V. Balakrishnan *(Purdue University)*

15.4 **A Fast Passivity Test for Descriptor Systems Via Structure-Preserving Transformations of Skew-Hamiltonian/Hamiltonian Matrix Pencils** 261
N. Wong, C. K. Chu *(The University of Hong Kong)*

15.5 **Model Order Reduction of Linear Networks with Massive Ports via Frequency-Dependent Port Packing** 267
P. Li, W. Shi *(Texas A&M University)*

150 Management Day SESSION 150

Tradeoffs and Choices for Emerging SoCs in High-End Applications 273
Chair: Nic Mokhoff *(EE Times)*
Organizer: Yervant Zorian *(Virage Logic Corporation)*

SESSION 16: Special Session: MPSOC Design Tools
Chair: Pierre Paulin *(STMicroelectronics)*
Organizer: Sumit Gupta

16.1 **Overview of the MPSoC Design Challenge** 274
G. Martin *(Tensilica, Inc.)*

16.2 **Programming Models and HW-SW Interfaces Abstraction for Multi-Processor SoC** 280
A. A. Jerraya, A. Bouchhima, F. Pétrot *(TIMA Laboratory)*

16.3 **System-Level Exploration Tools for MPSoC Designs** 286
P. Flake, S. Davidmann, F. Schirrmeister *(Imperas, Inc.)*

SESSION 17: Special Session — Highlights of ISSCC: Multimedia

Chair: Wanda Gass *(Texas Instruments Inc.)*
Organizers: Andrew B. Kahng & Ingrid Verbauwhede

17.1 Design of a 125μW, Fully-Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications 288
T.-M. Liu, C.-C. Chung, C.-Y. Lee *(National Chiao-Tung University)*,
T.-A. Lin, S.-Z. Wang *(MediaTek Inc.)*

17.3 A CMOS SoC for 56/18/16 CD/DVD-dual/RAM Applications 290
J.-S. Pan, H.-C. Chen, B.-Y. Hsieh, H.-C. Chen, R. Lee, C.-H. Chu, Y.-C. Liu, C. Liu, L. Huang,
C.-L. Wu, M.-H. Lin, C.-Y. Lin, S.-N. Tsai, J.-N. Yang, C.-P. Ma, Y. Cheng, S.-H. Chou,
H.-C. Peng, P.-C. Huang, B. Chiu, A. Ho *(MediaTek Inc.)*

17.4 Hierarchical Power Distribution and Power Management Scheme for a Single Chip Mobile Processor 292
T. Hittori, T. Irita, M. Ito, E. Yamamoto, H. Kato, G. Sado, T. Yamada, K. Nishiyama,
H. Yagi, T. Koike, Y. Tsuchihashi, M. Higashida, H. Asano, I. Hayashibara, K. Tatezawa,
Y. Shimazaki, N. Morino, Y. Yasu, T. Hoshi, Y. Miyairi, K. Yanagisawa, K. Hirose,
S. Tamaki , S. Yoshioka *(Renesas Technology Corporation)*, T. Ishii *(Hitachi ULSI Systems)*,
Y. Kanno, H. Mizuno, T. Yamada, N. Irie *(Hitachi, Ltd.)*,
R. Tsuchihashi, N. Arai, T. Akiyama, K. Ohno *(NTT DoCoMo, Inc.)*

SESSION 18: Buffer Insertion

Chair: Charles J. Alpert *(IBM Corporation)*
Organizers: Dirk Stroobandt & Louis Scheffer

18.1 Buffer Insertion in Large Circuits with Constructive Solution Search Techniques ... 296
M. Waghmode, Z. Li, W. Shi *(Texas A&M University)*

18.2 Low-Power Repeater Insertion With Both Delay and Slew Rate Constraints 302
Y. Peng , X. Liu *(North Carolina State University)*

18.3 Fast Algorithms For Slew Constrained Minimum Cost Buffering 308
S. Hu *(Texas A&M University)*, C. J. Alpert *(IBM Austin Research Laboratories)*,
J. Hu *(Texas A&M University)*, S. Karandikar *(IBM Austin Research Laboratories)*,
Z. Li , W. Shi *(Texas A&M University)*, C. N. Sze *(IBM Austin Research Laboratories)*

SESSION 19: Testing and Validation for Timing Defects

Chair: Cecilia Metra *(University of Bologna)*
Organizers: Erik Jan Marinissen & Gordon Roberts

19.1 A Flexible and Scalable Methodology for GHz-Speed Structural Test 314
V. Iyengar, G. Grise, M. Taylor, B. Bassett, R. Farmer *(IBM Microelectronics)*

19.2 Timing-Based Delay Test for Screening Small Delay Defects 320
N. Ahmed, M. Tehranipoor *(University of Maryland)*, V. Jayaram *(Texas Instruments, Inc.)*

19.3 Hold Time Validation on Silicon and the Relevance of Hazards in Timing Analysis 326
A. Majumdar, W.-Y. Chen *(Stratosphere Solutions, Inc.)*, J. Guo *(Sun Microsystems, Inc.)*

SESSION 20: Advanced Topics in Processor and System Verification

Chair: Jon Michelson *(Cisco Systems, Inc.)*
Organizers: Avi Ziv & Harry Foster

20.1 Practical Methods in Coverage-Oriented Verification of the Merom Microprocessor 332
A. Gluska *(Intel MG)*

20.2 Verification of the Cell Broadband Engine™ Processor 338
K. Shimizu, S. Gupta *(IBM Corporation)*, T. Koyama *(Sony Computer Entertainment Inc.)*,
T. Omizo *(Toshiba Corporation)*, J. Abdulhafiz, L. McConville, T. Swanson *(IBM Corporation)*

20.3 Shielding Against Design Flaws with Field Repairable Control Logic 344
I. Wagner, V. Bertacco, T. Austin *(The University of Michigan)*

20.4 Scheduling-based Test-case Generation for Verification of Multimedia SoCs 348
A. Nahir, A. Ziv *(IBM Research)*, R. Emek *(Yahoo! Inc.)*, T. Keidar, N. Ronen *(Zoran Microelectronics Ltd.)*

SESSION 21: Software for Real-Time Applications
Chair: Mahmut Kandemir *(Pennsylvania State University)*
Organizers: Lothar Thiele & Vincent Mooney

21.1 Rapid and Low-Cost Context-Switch through Embedded Processor Customization for Real-Time and Control Applications 352
X. Zhou, P. Petrov *(University of Maryland)*

21.2 Efficient Detection and Exploitation of Infeasible Paths for Software Timing Analysis 358
V. Suhendra, T. Mitra, A. Roychoudhury, T. Chen *(National University of Singapore)*

21.3 Leakage-Aware Intraprogram Voltage Scaling for Embedded Processors 364
P.-K. Huang, S. Ghiasi *(University of California at Davis)*

SESSION 22: Panel — Building a Standard ESL Design and Verification Methodology: Is It Just a Dream? 370
Chair: Gary Smith *(Gartner-DataQuest)*
Organizer: Francine Bacchini *(Francine Bacchini, Inc.)*
Panelists: A. Hosseini *(Cisco Systems)*, A. Parikh *(Pixelworks, Inc.)*, H. T. Chin *(HD Lab, Inc.)*, P. Urard *(STMicroelectronics)*, E. Girczyc *(Summit Design, Inc.)*, S. Bloch *(Mentor Graphics Corporation)*

SESSION 23: Invited Session

CAD Challenges for Leading-Edge Multimedia Designs 372
Chair: Andrew B. Kahng *(University of California at San Diego)*
Organizer: Andrew B. Kahng

SESSION 24: Routing
Chair: Dinesh Gaitonde *(Xilinx, Inc.)*
Organizers: Patrick Groeneveld & Phiroze Parakh

24.1 BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP ... 373
M. Cho, D. Z. Pan *(University of Texas at Austin)*

24.2 Steiner Network Construction for Timing Critical Nets 379
S. Hu, Q. Li, J. Hu, P. Li *(Texas A&M University)*

24.3 Circuit Simulation Based Obstacle-Aware Steiner Routing 385
Y. Shi, P. Mesa, H. Yu, L. He *(University of California at Los Angeles)*

24.4 Timing-Driven Steiner Trees are (Practically) Free 389
C. J. Alpert *(IBM Austin Research Laboratories)*, A. B. Kahng *(University of California at San Diego)*, C. N. Sze *(IBM Austin Research Laboratories)*, Q. Wang *(University of California at San Diego)*

SESSION 25: The Test Bin
Chair: Roni Khazaka *(McGill University)*
Organizers: Cecilia Metra & Erik Jan Marinissen

25.1 Systematic Software-Based Self-Test for Pipelined Processors 393
M. Psarakis, D. Z. Gizopoulos, M. Hatzimihail *(University of Piraeus)*, A. Paschalis *(University of Athens)*, A. Raghunathan, S. Ravi *(NEC Laboratories America)*

25.2 A Test Pattern Ordering Algorithm for Diagnosis with Truncated Fail Data 399
G. Chen *(Mentor Graphics Corporation)*, S. M. Reddy *(University of Iowa)*, I. Pomeranz *(Purdue University)*, J. Rajski *(Mentor Graphics Corporation)*

25.3 DFT for Controlled-Impedance I/O Buffers 405
A. A. Al-Yamani *(King Fahd University of Petroleum and Minerals)*

SESSION 26: Panel: Variation-Aware Analysis: Savior of the Nanometer Era? 411
Chair: William H. Joyner, Jr. *(IBM Corp./SRC)*
Organizer: Shishpal Rawat *(Intel Corporation)*
Panelists: S. R. Nassif *(IBM)*, V. Pitchumani *(Intel Corporation)*, N. Rodriguez *(AMD)*, D. Sylvester *(University of Michigan)*, C. Bittlestone *(Texas Instruments Inc.)*, R. Radojcic *(Qualcomm CDMA Technologies)*

SESSION 27: Low Power and Ultra-low Voltage Design
Chair: Chris Kim *(University of Minnesota)*
Organizers: Diana Marculescu & Trevor Mudge

27.1 A Fully Physical Model for Leakage Distribution under Process Variations in Nanoscale Double-Gate CMOS 413
H. Ananthan, K. Roy *(Purdue University)*

27.2 A PLA Based Asynchronous Micropipelining Approach for Subthreshold Circuit Design 419
N. Jayakumar, R. Garg *(Texas A&M University)*, B. Gamache *(Conexant Systems, Inc.)*, S. P. Khatri *(Texas A&M University)*

27.3 Subthreshold Logical Effort: A Systematic Framework for Optimal Subthreshold Device Sizing 425
J. Keane, H. Eom, T.-H. Kim, S. Sapatnekar, C. Kim *(University of Minnesota)*

27.4 Timing-Constrained and Voltage-Island-Aware Voltage Assignment 429
H. Wu *(Cadence Design Systems, Inc.)*, M. D. F. Wong *(University of Illinois at Urbana-Champaign)*, I.-M. Liu *(Atoptech, Inc.)*

SESSION 28: High-Level Exploration and Optimization
Chair: Rishiyur S. Nikhil *(Bluespec, Inc.)*
Organizers: Reinaldo Bergamaschi & Rishiyur S. Nikhil

28.1 An Efficient and Versatile Scheduling Algorithm Based On SDC Formulation 433
J. Cong, Z. Zhang *(University of California at Los Angeles)*

28.2 Register Binding for Clock Period Minimization 439
S.-H. Huang, C.-H. Cheng, Y.-T. Nieh, W.-C. Yu *(Chung Yuan Christian University)*

28.3 Towards the Automatic Exploration of Arithmetic-Circuit Architectures 445
A. K. Verma, P. Ienne *(Ecole Polytechnique Fédérale de Lausanne)*

28.4 Design Space Exploration using Time and Resource Duality with the Ant Colony Optimization 451
G. Wang, W. Gong, B. DeRenzi, R. Kastner *(University of California at Santa Barbara)*

28.5 Rapid Estimation of Control Delay from High-Level Specifications 455
G. R. Gupta *(University of Wisconsin)*, M. Gupta *(Purdue University)*, P. R. Panda *(Indian Institute of Technology)*

SESSION 29: Panel — Design Challenges for Next-Generation Multimedia, Game and Entertainment Platforms 459
Chair: Bryan Lewis *(Gartner DataQuest)*
Organizer: Andrew B. Kahng *(University of California at San Diego)*
Panelists: J. Cohn *(IBM Corporation)*, J.-T. Kong *(Samsung Electronics Co., Ltd.)*, C. Malachowsky *(NVIDIA Corporation)*, R. Tobias *(Pixelworks, Inc.)*, B. Traw *(Intel Corporation)*

SESSION 30: CAD for FPGAS
Chair: William N. N. Hung *(Synplicity, Inc.)*
Organizers: Bill Halpin & Steven Teig

30.1 Architecture-Aware FPGA Placement using Metric Embedding 460
P. Gopalakrishnan, X. Li, L. Pileggi *(Carnegie Mellon University)*

30.2 Efficient SAT-based Boolean Matching for FPGA Technology Mapping 466
S. Safarpour, A. Veneris *(University of Toronto)*, G. Baeckler, R. Yuan *(Altera Corporation)*

30.3 Optimal Simultaneous Mapping and Clustering for FPGA Delay Optimization 472
J. Y. Lin *(Magma Design Automation)*, D. Chen *(University of Illinois at Urbana-Champaign)*, J. Cong *(University of California at Los Angeles)*

30.4 Simultaneous Time Slack Budgeting and Retiming for Dual-Vdd FPGA Power Reduction 478
Y. Hu, Y. Lin *(University of California at Los Angeles)*, T. Tuan *(Xilinx Research Laboratories)*

SESSION 31: Secure Systems

Chair: Catherine Gebotys *(University of Waterloo)*
Organizers: Pai Chou & Peter Marwedel

31.1 VIRTUS: A New Processor Virtualization Architecture for Security-Oriented Next-Generation Mobile Terminals 484
H. Inoue *(NEC Corporation)*, A. Ikeno, M. Kondo *(NEC Informatec Systems, Ltd.)*, J. Sakai, M. Edahiro *(NEC Corporation)*

31.2 A Network Security Processor Design Based on an Integrated SOC Design and Test Platform 490
C.-H. Wang, C.-Y. Lo, M.-S. Lee, J.-C. Yeh, C.-T. Huang, C.-W. Wu, S.-Y. Huang *(National Tsing-Hua University)*

31.3 Software Architecture Exploration for High-Performance Security Processing on a Multiprocessor Mobile SoC 496
D. Arora *(Princeton University)*, A. Raghunathan, S. Ravi, M. Sankaradass *(NEC Laboratories America)*, N. K. Jha *(Princeton University)*, S. T. Chakradhar *(NEC Laboratories America)*

31.4 IMPRES: Integrated Monitoring for Processor REliability and Security 502
R. G. Ragel, S. Parameswaran *(The University of New South Wales & National Information)*

31.5 A Parallelized Way to Provide Data Encryption and Integrity Checking on a Processor-Memory Bus 506
R. Elbaz *(University of Montpellier & STMicroelectronics)*, L. Torres, G. Sassatelli *(University of Montpellier)*, P. Guillemin, M. Bardouillet, A. Martinez *(STMicroelectronics)*

SESSION 32: Logic Synthesis I

Chair: Davide Pandini *(STMicroelectronics)*
Organizers: James Hoe & Rajeev Murgai

32.1 Symmetry Detection for Large Boolean Functions using Circuit Representation, Simulation, and Satisfiability 510
J. S. Zhang *(Portland State University)*, A. Mishchenko, R. Brayton *(University of California at Berkeley,* M. Chrzanowska-Jeske *(Portland State University)*

32.2 Exploiting K-Distance Signature for Boolean Matching and G-Symmetry Detection 516
K.-H. Wang *(Fu Jen Catholic University)*

32.3 Gain-Based Technology Mapping for Minimum Runtime Leakage under Input Vector Uncertainty 522
A. K. Singh, M. Mani *(University of Texas at Austin)*, R. Puri *(IBM T.J. Watson Research Center)*, M. Orshansky *(University of Texas at Austin)*

32.4 Gate Sizing: FinFETs vs 32nm Bulk MOSFETs 528
B. Swahn, S. Hassoun *(Tufts University)*

32.5 DAG-Aware AIG Rewriting-A-Fresh Look at Combinational Logic Synthesis 532
A. Mishchenko, S. Chatterjee, R. Brayton *(University of California at Berkeley)*

SESSION 33: Low-Power, Thermal-Aware Architectures

Chair: Kevin Skadron *(University of Virginia)*
Organizers: Diana Marculescu & Naehyuck Chang

33.1 Energy-Scalable OFDM Transmitter Design and Control 536
B. Debaillie *(IMEC)*, B. Bougard *(IMEC & KU Leuven)*, G. Lenoir *(IMEC)*, G. Vandersteen *(IMEC & VUB)*, F. Catthoor *(IMEC & KU Leuven)*

33.2 Systematic Temperature Sensor Allocation and Placement for Microprocessors 542
R. Mukherjee, S. O. Memik *(Northwestern University)*

33.3 HybDTM: A Coordinated Hardware-Software Approach for Dynamic Thermal Management 548
A. Kumar *(Princeton University)*, L. Shang *(Queen's University)*, L.-S. Peh, N. K. Jha *(Princeton University)*

33.4 A Systematic Method For Functional Unit Power Estimation in Microprocessors 554
W. Wu, L. Jin, J. Yang, P. Liu, S. X.-D. Tan *(University of California at Riverside)*

33.5 Low-Power Architectural Trade-Offs in a VLSI Implementation of an Adaptive Hearing Aid Algorithm 558
F. Buergin, F. Carbognani, M. Hediger, H. Meier, R. Meyer-Piening, R. Santschi, H. Kaeslin, N. Felber, W. Fichtner *(ETH Zurich)*

SESSION 34: Low Power System Level Design
Chair: Massoud Pedram *(University of Southern California)*
Organizers: Diana Marculescu & Sanu Mathew

34.1 Extending the Lifetime of Fuel Cell Based Hybrid Systems 562
J. Zhuo, C. Chakrabarti *(Arizona State University)*, N. Chang *(Seoul National University)*, S. Vrudhula *(Arizona State University)*

34.2 High-Level Power Management of Embedded Systems with Application-Specific Energy Cost Functions 568
Y. Cho, N. Chang *(Seoul National University)*, C. Chakrabarti, S. Vrudhula *(Arizona State University)*

34.3 Communication Latency Aware Low Power NoC Synthesis 574
Y. Hu, Y. Zhu *(University of California at San Diego)*, H. Chen *(Synopsys Inc.)*, R. Graham, C.-K. Cheng *(University of California at San Diego)*

34.4 Optimality Study of Resource Bindling with Multi-Vdds 580
D. Chen *(University of Illinois at Urbana-Champaign)*, J. Cong, Y. Fan *(University of California at Los Angeles)*, J. Xu *(Peking University)*

SESSION 35: Power-Constrained Design for Multimedia
Chair: Richard Tobias *(PixelWorks, Inc.)*
Organizers: Andrew B. Kahng & John Cohn

35.1 SMERT: Energy-Efficient Design of a Multimedia Messaging System for Mobile Devices 586
L. Zhong *(Rice University)*, B. Wei *(AT&T Labs-Research)*, M. J. Sinclair *(Microsoft Research)*

35.2 Signature-Based Workload Estimation for Mobile 3D Graphics 592
B. C. Mochocki *(University of Notre Dame & NEC Laboratories America)*, K. Lahiri, S. Cadambi *(NEC Laboratories America)*, X. S. Hu *(University of Notre Dame)*

35.3 Games Are Up for DVFS 598
Y. Gu, S. Chakraborty, W. T. Ooi *(National University of Singapore)*

35.4 Backlight Dimming in Power-Aware Mobile Displays 604
A. Iranli, W. Lee, M. Pedram *(University of Southern California)*

35.5 Minimization for LED-backlit TFT-LCDs 608
W.-C. Cheng, C.-F. Chao *(National Chiao-Tung University)*

SESSION 36: Electrical and Thermal Issues in FPGAS
Chair: Rajeev Jayaraman *(Xilinx, Inc.)*
Organizers: Patrick Lysaght & Ryan Kastner

36.1 Leakage Power Reduction of Embedded Memories on FPGAs Through Location Assignment 612
Y. Meng, T. Sherwood, R. Kastner *(University of California at Santa Barbara)*

36.2 A Fast HW/SW FPGA-Based Thermal Emulation Framework for Multi-Processor System-on-Chip 618
D. Atienza *(Complutense University of Madrid, Ecole Polytechnique Federale de Lausanne)*, P. G. Del Valle, G. Paci *(Complutense University of Madrid)*, F. Poletti, L. Benini *(University of Bologna)*, G. De Micheli *(LSI, Ecole Polytechnique Federale de Lausanne)*, J. M. Mendias *(DACYA, Complutense University of Madrid)*

36.3 An Adaptive FPGA Architecture with Process Variation Compensation and Reduced Leakage 624
G. Nabaa *(Actel)*, N. Azizi, F. N. Najm *(University of Toronto)*

36.4 FLAW: FPGA Lifetime Awareness 630
S. Srinivasan, P. Mangalagiri, Y. Xie, N. Vijaykrishnan, K. Sarpatwari *(Pennsylvania State University)*

SESSION 37: Special Session: Beyond Low-Power Design: Environmental Energy Harvesting
Chair: Kaushik Roy *(Purdue University)*
Organizers: Pai Chou & Vijay Raghunathan

37.1 Solution-Processed Infrared Photovoltaic Devices 636
D. D. MacNeil, E. H. Sargent *(University of Toronto)*

37.2 Circuits for Energy Harvesting Sensor Signal Processing 639
R. Amirtharajah, J. Wenck *(University of California at Davis)*,
J. Collier *(Boston Scientific)*, J. Siebert, B. Zhou *(Intel Corporation)*

37.3 Systems for Human-Powered Mobile Computing 645
J. A. Paradiso *(Massachusetts Institute of Technology)*

37.4 Harvesting Aware Power Management for Sensor Networks 651
A. Kansal, J. Hsu, M. Srivastava *(University of California at Los Angeles)*,
V. Raghunathan *(NEC Labs America)*

SESSION 38: Communication-Driven Synthesis
Chair: Luca Carloni *(Columbia University)*
Organizer: Stephen Edwards

38.1 Synthesis of Synchronous Elastic Architectures 657
J. Cortadella *(Universitat Politècnica de Catalunya)*,
M. Kishinevsky, B. Grundmann *(Intel Corporation)*

38.2 Statistical On-Chip Communication Bus Synthesis and Voltage Scaling Under Timing Yield Constraint 663
S. Pandey, M. Glesner *(Darmstadt University)*

38.3 Optimization of Area under a Delay Constraint in Digital Filter Synthesis Using SAT-Based Integer Linear Programming 669
L. Aksoy *(Istanbul Technical University)*, E. Costa *(Universidade Catolica de Pelotas)*,
P. Flores, J. Monteiro *(INESC-ID/IST)*

38.4 Behavior and Communication Co-Optimization for Systems with Sequential Communication Media 675
J. Cong, Y. Fan, G. Han, W. Jiang, Z. Zhang *(University of California at Los Angeles)*

38.5 Synthesis of High-Performance Packet Processing Pipelines 679
C. Soviani *(Columbia University)*, I. Hadžić *(Bell Laboratories)*, S. A. Edwards *(Columbia University)*

SESSION 39: Parallelism and Memory Optimizations
Chair: Steven Tjiang *(Google)*
Organizers: Steven Tjiang & Vincent Mooney

39.1 Optimizing Code Parallelization through a Constraint Network Based Approach 683
O. Ozturk, G. Chen, M. Kandemir *(Pennsylvania State University)*

39.2 Buffer Memory Optimization for Video Codec Application Modeled in Simulink 689
S.-I. Han *(Seoul National University, TIMA Laboratory)*, X. Guerin *(TIMA Laboratory)*,
S.-I. Chae *(Seoul National University)*, A. A. Jerraya *(TIMA Laboratory)*

39.3 Configurable Cache Subsetting for Fast Cache Tuning 695
P. Viana *(Federal University of Pernambuco)*,
A. Gordon-Ross, E. Keogh *(University of California at Riverside)*,
E. Barros *(Federal University of Pernambuco)*, F. Vahid *(University of California at Riverside)*

39.4 High-Performance Operating System Controlled Memory Compression 701
L. Yang *(Northwestern University)*, H. Lekatsas *(NEC Laboratories America)*,
R. P. Dick *(Northwestern University)*

39.5 A Cost-Effective Implementation of an ECC-protected Instruction Queue for Out-of-Order Microprocessors 705
V. Stojanovic, R. I. Bahar, J. Dworak *(Brown University)*, R. Weiss *(Evergreen State College)*

SESSION 40: Panel — Tomorrow's Analog: Just Dead or Just Different? 709
Chair: Georges Gielen *(Katholieke University)*
Organizer: Rob A. Rutenbar *(Carnegie Mellon University)*
Panelists: S. Borkar *(Intel Corporation)*, R. Brodersen *(University of California at Berkeley)*,
J.-H. Chern *(Mentor Graphics Corporation)*, E. Naviasky *(Cadence Design Services)*,
D. Saias *(STMicroelectronics)*, C. Sodini *(Massachusetts Institute of Technology)*

SESSION 41: Nanotubes and Nanowires
Chair: Sankar Basu *(National Science Foundation)*
Organizers: Igor Markov & Krishnendu Chakrabarty

41.1 NATURE: A Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture 711
W. Zhang, N. K. Jha *(Princeton University)*, L. Shang *(Queen's University)*

41.2 Modeling and Analysis of Circuit Performance of Ballistic CNFET 717
B. C. Paul *(Stanford University & Toshiba America Research Inc.)*,
S. Fujita, M. Okajima *(Toshiba America Research Inc.)*, T. Lee *(Stanford University)*

41.3 Topology Aware Mapping of Logic Functions onto Nanowire-based Crossbar Architectures 723
W. T. Rao, A. Orailoglu *(University of California at San Diego)*, R. Karri *(Polytechnic University)*

41.4 A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing 727
R. M. P. Rad, M. Tehranipoor *(University of Maryland)*

SESSION 42: Simulation Assisted Formal Verification
Chair: Andrew Piziali *(Cadence Design Systems, Inc.)*
Organizers: Harry Foster & Richard Ho

42.1 Directed-Simulation Assisted Formal Verification of Serial Protocol and Bridge 731
S. Gorai *(Mentor Graphics)*, S. Biswas, L. Bhatia, P. Tiwari, R. S. Mitra *(Texas Instruments, Inc.)*

42.2 Guiding Simulation with Increasingly Refined Abstract Traces 737
K. Nanshi, F. Somenzi *(University of Colorado at Boulder)*

42.3 Mining Global Constraints for Improving Bounded Sequential Equivalence Checking 743
W. Wu, M. S. Hsiao *(Virginia Tech)*

SESSION 43: Yield Analysis and Improvement
Chair: Evanthia Papadopoulou *(IBM Corporation)*
Organizers: Fook-Luen Heng & Patrick Groeneveld

43.1 An IC Manufacturing Yield Model Considering Intra-Die Variations 749
J. Luo, S. Sinha, Q. Su, J. Kawa, C. Chiang *(Synopsys Inc.)*

43.2 Novel Full-Chip Gridless Routing Considering Double-Via Insertion 755
H.-Y. Chen, M.-F. Chiang, Y.-W. Chang *(National Taiwan University)*,
L. Chen, B. Han *(United Microelectronics Corporation)*

43.3 Optimal Jumper Insertion for Antenna Avoidance under Ratio Upper-Bound 761
J. Wang, H. Zhou *(Northwestern University)*

SESSION 44: Approaches to Soft Error Mitigation

Chair: Subashish Mitra *(Stanford University)*
Organizers: Dennis Sylvester & Haihua Su

44.1 MARS-C: Modeling and Reduction of Soft Errors in Combinational Circuits 767
N. Miskov-Zivanov, D. Marculescu *(Carnegie Mellon University)*

44.2 A Design Approach for Radiation-hard Digital Electronics 773
R. Garg, N. Jayakumar, S. P. Khatri, G. Choi *(Texas A&M University)*

44.3 A Family of Cells to Reduce the Soft-Error-Rate in Ternary-CAM 779
N. Azizi, F. N. Najm *(University of Toronto)*

SESSION 45: Design/Technology Interaction

Chair: Jerry D. Hayes *(IBM Corporation)*
Organizer: Sani Nassif

45.1 Process Variation Aware OPC with Variational Lithography Modeling 785
P. Yu, S. X. Shi, D. Z. Pan *(University of Texas at Austin)*

45.2 Modeling of Intra-die Process Variations for Accurate Analysis and Optimization of Nano-scale Circuits 791
S. Bhardwaj, S. Vrudhula, P. Ghanta, Y. Cao *(Arizona State University)*

45.3 Computation of Accurate Interconnect Process Parameter Values for Performance Corners under Process Variations 797
F. Huebbers *(Northwestern University)*, A. Dasdan *(Yahoo!)*, Y. Ismail *(Northwestern University)*

45.4 Standard Cell Characterization Considering Lithography Induced Variations 801
K. Cao, S. Dobre *(Qualcomm, Inc.)*, J. Hu *(Texas A&M University)*

SESSION 46: Panel —Building a Verification Test Plan: Trading Brute Force for Finesse 805

Chair: Sharad Malik *(Princeton University)*
Organizer: Francine Bacchini *(Francine Bacchini, Inc.)*
Panelists: J. Bergeron *(Synopsys Inc.)*, H. Foster *(Mentor Graphics)*,
A. Piziali *(Cadence Design Systems)*, R. S. Mitra *(Texas Instruments, Inc.)*,
C. Ahlschlager *(Sun Microsystems)*, D. Stein *(Cisco Systems, Inc.)*

SESSION 47: Special Session: More Moore's Law and More Than Moore's Law

Chair: Igor L. Markov *(University of Michigan)*
Organizers: Krishnendu Chakrabarty & Niraj Jha

47.1 Electronics Beyond Nano-scale CMOS 807
S. Borkar *(Intel Corporation)*

47.2 Are Carbon Nanotubes the Future of VLSI Interconnections? 809
K. Banerjee, N. Srivastava *(University of California at Santa Barbara)*

47.3 The Zen of Nonvolatile Memories 815
E. J. Prinz *(Freescale Semiconductor, Inc.)*

SESSION 48: Formal Specification and Verification Testbench Generation

Chair: Michael Theobald *(D.E. Shaw Research)*
Organizers: Alan Hu & Erich Marschner

48.1 Formal Analysis of Hardware Requirements 821
I. Pill *(Graz University of Technology)*, S. Semprini, R. Cavada, M. Roveri *(ITC-irst)*,
R. Bloem *(Graz University of Technology)*, A. Cimatti *(ITC-irst)*

48.3 Test Generation Games from Formal Specifications 827
A. Banerjee, B. Pal, S. Das, A. Kumar, P. Dasgupta *(Indian Institute of Technology)*

SESSION 49: Analysis and Optimization Issues in NoC Design

Chair: Petru Eles *(Linkoping University)*
Organizers: Joerg Henkel & Radu Marculescu

49.1 Optimal Link Scheduling on Improving Best-Effort and Guaranteed Services Performance in Network-on-Chip Systems 833
L.-F. Leung *(Hong Kong University of Science and Technology)*, C.-Y. Tsui *(Hong Kong University)*

49.2 Prediction-based Flow Control for Network-on-Chip Traffic 839
U. Y. Ogras, R. Marculescu *(Carnegie Mellon University)*

49.3 A Multi-Path Routing Strategy with Guaranteed In-Order Packet Delivery and Fault-Tolerance for Networks on Chip 845
S. Murali *(Stanford University)*, D. Atienza *(Complutense University of Madrid)*,
L. Benini *(University of Bologna)*, G. De Micheli *(LSI, Ecole Polytechnique Federale de Lausanne)*

49.4 DyXY - A Proximity Congestion-Aware Deadlock-Free Dynamic Routing Method for Network on Chip 849
M. Li, Q.-A. Zeng, W.-B. Jone *(University of Cincinnati)*

SESSION 50: Special Session: Key Technologies for Beyond the Die

Chair: Mike Heimlich *(Applied Wave Research)*
Organizer: Lei He

50.1 The Importance of Adopting a Package-Aware Chip Design Flow 853
K. Sheth, E. Sarto, J. McGrath *(Rio Design Automation)*

50.2 Silicon Carrier for Computer Systems 857
C. S. Patel *(IBM T.J. Watson Research Center)*

50.3 4.25 Gb/s Laser Driver: Design Challenges and EDA Tool Limitations 863
B. Sheahan *(Stanford University)*, J. W. Fattaruso, J. Wong, K. Muth *(Texas Instruments)*,
B. Murmann *(Stanford University)*

50.4 Power-Centric Design of High-Speed I/Os 867
H. Hatamkhani *(University of California at Los Angeles)*, F. Lambrecht *(Rambus Inc.)*,
V. Stojanovic *(Massachusetts Institute of Technology)*,
C.-K. K. Yang *(University of California at Los Angeles)*

SESSION 51: Analog Design and Design Assistance

Chair: Peng Li *(Texas A&M University)*
Organizers: Helmut Graeb & Rob A. Rutenbar

51.1 A 10.6mw/0.8pJ Power-Scalable 1GS/s 4b ADC in 0.18μm CMOS with 5.8GHz ERBW 873
P. Nuzzo *(University of Pisa, IMEC)*, G. Van der Plas *(IMEC, DESICS/Wireless)*,
F. De Bernardinis, L. Van der Perre *(University of Pisa)*,
B. Gyselinckx *(IMEC, WATS)*, P. Terreni *(University of Pisa)*

51.2 SOC-NLNA: Synthesis and Optimization for Fully Integrated Narrow-Band CMOS Low Noise Amplifiers 879
A. Nieuwoudt, T. Ragheb, Y. Massoud *(Rice University)*

51.3 Chameleon ART: A Non-Optimization Based Analog Design Migration Framework 885
S. Hammouda *(Mentor Graphics Egypt, University of Calgary)*, H. Said *(Ain Shams University)*,
M. Dessouky, M. Tawfik *(Mentor Graphics Egypt)*, Q. Nguyen *(ON Semiconductor France SAS)*,
W. Badawy *(University of Calgary)*, H. Abbas *(Mentor Graphics Egypt)*,
H. Shahein *(Ain Shams University)*

51.4 Ensuring Consistency during Front-end Design using an Object-oriented Interfacing Tool Called NETLISP 889
M. Goffioul *(IMEC vzw. - Wireless Research)*,
G. Vandersteen *(IMEC VZW-Wireless Research & Vrije Universiteit Brussel)*,
J. Van Driessche, B. Debaillie, B. Come *(IMEC vzw. - Wireless Research)*

SESSION 52: High-Performance Simulation of Transaction Level and Dataflow Models

Chair: Felice Balarin *(Cadence Berkeley Labs.)*
Organizers: Adam Donlin, Andres R. Takach, Luciano Lavagno, & Sandeep Shukla

52.1 Efficient Simulation of Critical Synchronous Dataflow Graphs 893
C.-J. Hsu *(University of Maryland)*, S. Ramasubbu *(Agilent Technologies Inc.)*, M.-Y. Ko *(University of Maryland)*, J. L. Pino *(Agilent Technologies Inc.)*, S. S. Bhattacharyya *(University of Maryland)*

52.2 Exploring Trade-Offs in Buffer Requirements and Throughput Constraints for Synchronous Dataflow Graphs 899
S. Stuijk, M. Geilen, T. Basten *(Eindhoven University)*

52.3 GreenBus - A Generic Interconnect Fabric for Transaction Level Modelling 905
W. Klingauf, R. Günzel *(TU Braunschweig)*, O. Bringmann, P. Parfuntseu *(FZI, Microelectronic System Design)*, M. Burton *(GreenSocs Ltd.)*

52.4 A Framework for Embedded System Specification under Different Models of Computation in SystemC 911
F. Herrera, E. Villar *(University of Cantabria)*

52.5 A Model-driven Design Environment for Embedded Systems 915
E. Riccobene *(University of Milano)*, P. Scandurra *(University of Catania)*, A. Rosti, S. Bocchio *(STMicroelectronics)*

SESSION 53: Nano- and Bio-Chip Design

Chair: Ion Mandoiu *(University of Connecticut)*
Organizers: Igor Markov & Niraj Jha

53.1 Design Automation for DNA Self-Assembled Nanostructures 919
C. Pistol, A. R. Lebeck, C. Dwyer *(Duke University)*

53.2 Automated Design of Pin-Constrained Digital Microfluidic Arrays for Lab-on-a-Chip Applications 925
W. L. Hwang, F. Su, K. Chakrabarty *(Duke University)*

53.3 Placement of Digital Microfluidic Biochips Using the T-tree Formulation 931
P.-H. Yuh, C.-L. Yang, Y.-W. Chang *(National Taiwan University)*

53.4 A High Density, Carbon Nanotube Capacitor for Decoupling Applications 935
M. Budnik, A. Raychowdhury, A. Bansa, K. Roy *(Purdue University)*

SESSION 54: Logic and Sequential Synthesis

Chair: Maciej Ciesielski *(University of Massachusetts)*
Organizers: Adam Donlin, Jean Christophe Madre, & Malgorzata Marek-Sadowska

54.1 State Encoding of Large Asynchronous Controllers 939
J. Carmona, J. Cortadella *(Universitat Politècnica de Catalunya)*

54.2 An Efficient Retiming Algorithm Under Setup and Hold Constraints 945
C. Lin , H. Zhou *(Northwestern University)*

54.3 ExtensiveSlackBalance: an Approach to Make Front-end Tools Aware of Clock Skew Scheduling 951
K. Wang, L. Duan, X. Cheng *(Peking University)*

54.4 Budgeting-Free Hierarchical Design Method for Large Scale and High-Performance LSIs 955
Y. Nakamura *(Waseda University)*, M. Tagata *(Houriku Corporation)*, T. Okamoto, S. Tawada, K. Yoshikawa *(NEC Corporation)*

54.5 Variability Driven Gate Sizing for Binning Yield Optimization 959
A. Davoodi, A. Srivastava *(University of Maryland)*

SESSION 55: Low Power Circuit Design

Chair: Ali Keshavarzi *(Intel Corporation)*
Organizers: Naehyuck Chang & Trevor Mudge

55.1 Elmore Model for Energy Estimation in RC Trees 965
Q. Zhou, K. Mohanram *(Rice University)*

55.2 Self-Calibration Technique for Reduction of Hold Failures in Low-Power Nano-scaled SRAM 971
S. Ghosh, S. Mukhopadhyay, K. Kim, K. Roy *(Purdue University)*

55.3 A Novel Variation-Aware Low-Power Keeper Architecture for Wide Fan-in Dynamic Gates 977
H. F. Dadgour *(University of California at Santa Barbara)*,
R. V. Joshi *(IBM T.J. Watson Research Center)*,
K. Banerjee *(University of California at Santa Barbara)*

55.4 Standard Cell Library Optimization for Leakage Reduction 983
S. Shah *(University of Michigan)*, P. Gupta, A. Kahng *(Blaze DFM, Inc.)*

55.5 Low-Power Bus Encoding Using an Adaptive Hybrid Algorithm 987
A. R. Brahmbhatt, J. Zhang, Q. Wu, Q. Qiu *(Binghamton University)*

SESSION 56: Beyond-The-Die Circuit and System Integration

Chair: Shauki Elassaad *(Emergent Design Solutions)*
Organizers: John Berrie & Mike Heimlich

56.1 A Thermally-Aware Performance Analysis of Vertically Integrated (3-D) Processor-Memory Hierarchy 991
G. L. Loi, B. Agrawal, N. Srivastava, S.-C. Lin, T. Sherwood,
K. Banerjee *(University of California at Santa Barbara)*

56.2 Exploring Compromises among Timing, Power and Temperature in Three-Dimensional Integrated Circuits 997
H. Hua, C. Mineo, K. Schoenfliess, A. Sule, S. Melamed,
R. Jenkal, W. R. Davis *(North Carolina State University)*

56.3 Efficient Escape Routing for Hexagonal Array of High Density I/Os 1003
R. Shi, C.-K. Cheng *(University of California at San Diego)*

56.4 System Level Signal and Power Integrity Analysis Methodology for System-In-Package Applications 1009
R. Mandrekar, K. Bharath, K. Srinivasan, E. Engin, M. Swaminathan *(Georgia Institute of Technology)*

56.5 PELE: Pre-emphasis & Equalization Link Estimator to Address the Effects of Signal Integrity Limitations 1013
W. Bereza, Y. Tao, S. Wang, T. Kwasniewski, R. H. Patel *(Altera Corporation)*

SESSION 57: New Ideas in Analog/RF Modeling and Simulation

Chair: Luca Daniel *(Massachusetts Institute of Technology)*
Organizers: Koen Lampaert & Rob A. Rutenbar

57.1 A Multilevel Technique for Robust and Efficient Extraction of Phase Macromodels of Digitally Controlled Oscillators 1017
X. Lai, J. Roychowdhury *(University of Minnesota)*

57.2 Systematic Development of Nonlinear Analogy Circuit Macromodels through Successive Operator Composition and Nonlinear Model Decoupling 1023
Y. Wei, A. Doboli *(Stony Brook University)*

57.3 A Robust Envelope Following Method Applicable to Both Non-autonomous and Oscillatory Circuits 1029
T. Mei, J. Roychowdhury *(University of Minnesota)*

57.4 Lookup Table Based Simulation and Statistical Modeling of Sigma-Delta ADCs 1035
G. Yu, P. Li *(Texas A&M University)*

SESSION 58: Advanced Methods for Interconnect Extraction, Clocks and Reliability
Chair: Arvind NV *(Texas Instruments Inc.)*
Organizers: Farid N. Najm & Nagaraj NS

58.1 Clock Buffer and Wire Sizing Using Sequential Programming 1041
M. R. Guthaus, D. Sylvester *(University of Michigan)*, R. B. Brown *(University of Utah)*

58.2 Modeling and Mimimization of PMOS NBTI Effect for Robust Nanometer Design 1047
R. Vattikonda, W. Wang, Y. Cao *(Arizona State University)*

58.3 A Parallel Low-Rank Multilevel Matrix Compression Algorithm for Parasitic Extraction of Electrically Large Structures 1053
C. Yang *(University of Wisconsin)*,
S. Chakraborty, D. Gope, V. Jandhyala *(University of Washington)*

58.4 Reliability Modeling and Management in Dynamic Microprocessor-Based Systems 1057
E. Karl, D. Blaauw, D. Sylvester, T. Mudge *(University of Michigan)*

SESSION 59: Panel — DFM: Where's the Proof of Value? 1061
Chair: Joe Brandenburg *(Consultant)*
Organizers: Linda Marchant *(Cayenne Communication)* & Shishpal Rawat *(Intel Corporation)*
Panelists: R. Camposano *(Synopsys Inc.)*, A. Kahng *(Blaze DFM, Inc.)*,
J. Sawicki *(Mentor Graphics)*, M. Gianfagna *(Aprio Technologies)*,
N. Zafar *(Pyxis Technology)*, A. Sharan *(Clear Shape Technologies)*

SESSION 60: Bounded Model Checking and Equivalence Verification
Chair: Gagan Hasteer *(Calypto Design Systems, Inc.)*
Organizers: Anmol Mathur & Avi Ziv

60.1 Early Cutpoint Insertion for High-Level Software vs. RTL Formal Combinational Equivalence Verification 1063
X. Feng, A. J. Hu *(University of British Columbia)*

60.2 Transistor Abstraction for the Functional Verification of FPGAs 1069
G. Dupenloup, T. Lemeunier, R. Mayr *(Altera Corporation)*

60.3 Automatic Invariant Strengthening to Prove Properties in Bounded Model Checking 1073
M. Awedh, F. Somenzi *(University of Colorado at Boulder)*

60.4 Fast Falsification Based on Symbolic Bounded Property Checking 1077
P. M. Peranandam, P. K. Nalla, J. Ruf, R. J. Weiss, T. Kropf, W. Rosenstiel *(University of Tübingen)*

SESSION 61: Test Response Compaction and ATPG
Chair: Anuja Sehgal *(Advanced Micro Devices, Inc.)*
Organizers: Kazumi Hatayama & Patrick Girard

61.1 Unknown-Tolerance Analysis and Test-Quality Control for Test Response Compaction using Space Compactors 1083
M. C.-T. Chao, K.-T. Cheng *(University of California at Santa Barbara)*,
S. Wang, S. Chakradhar, W.-L. Wei *(NEC Labs. America)*

61.2 Test Response Compactor with Programmable Selector 1089
G. Mrugalski, J. Rajski *(Mentor Graphics Corp.)*, J. Tyszer *(Poznań University of Technology)*

61.3 Fault Detection and Diagnosis with Parity Trees for Space Compaction of Test Responses 1095
H. Vranken, S. K. Goel *(Philips Research)*,
A. Glowatz, J. Schloeffel, F. Hapke *(Philips Semiconductors)*

61.4 Multiple-Detect ATPG Based on Physical Neighborhoods 1099
J. E. Nelson, J. G. Brown, R. Desineni, R. D. Blanton *(Carnegie Mellon University)*

SESSION 62: Placement

Chair: Bill Halpin *(Synplicity, Inc.)*
Organizers: Jiang Hu & Louis Scheffer

62.1 Constraint-Driven Floorplan Repair 1103
M. D. Moffitt, A. N. Ng, I. L. Markov, M. E. Pollack *(University of Michigan)*

62.2 Optimal Cell Flipping in Placement and Floorplanning 1109
C.-w. Sham, E. F. Y. Young *(Chinese University of Hong Kong)*, C. Chu *(Iowa State University)*

62.3 A New LP Based Incremental Timing Driven Placement for High Performance Designs 1115
T. Luo *(University of Texas at Austin)*, D. Newmark *(Advanced Micro Devices)*, D. Z. Pan *(University of Texas at Austin)*

Author Index 1121