


June 26 – 28, 2006  
The Pennsylvania State University  
University Park, Pennsylvania

64<sup>th</sup>



# DEVICE RESEARCH CONFERENCE

## OFFICERS

Theresa Mayer ..... General Program Chair  
Bobby Brar ..... Technical Program Chair  
Joerg Appenzeller ..... Technical Program Vice Chair  
Alan Seabaugh ..... Past Chair  
Judith Meder ..... Local Arrangements Chair  
Tom Jackson ..... Treasurer

## TECHNICAL PROGRAM COMMITTEE


Paul Baude, 3M Company  
David Chow, HRL Laboratories  
David Gundlach, National Institute of Standards and Technology  
Patrick Fay, University of Notre Dame  
Jing Guo, University of Florida  
Augusto Gutierrez-Aitken, Northrop Grumman Space Technology  
Diana Huffaker, University of New Mexico  
Pranav Kalavade, Intel  
Steven Koester, IBM  
Roger Lake, University of California, Riverside  
Mike Larson, Agility Communication, Inc.  
Taiichi Otsuji, Tohoku University  
Alberto Salleo, Palo Alto Research Center  
Nitin Samarth, Penn State University  
Lars-Erik Wernersson, Lund University  
H.-S. Philip Wong, Stanford University  
Yifeng Wu, CREE Santa Barbara Technology Center  
John Zolper, DARPA/MTO

Sponsored by the IEEE Electron Devices Society



---

64<sup>th</sup>



June 26 – 28, 2006  
The Pennsylvania State University  
University Park, Pennsylvania



# DEVICE RESEARCH CONFERENCE

IEEE Catalog Number: 06TH8896  
ISBN: 1-4244-9749-5  
ISSN: 1548-3770

# Table of Contents

## Session I. PLENARY SESSION

1-10

- I.-1 **Challenges and Opportunities of III-V Nanoelectronics for Future Logic Applications**  
R. Chau, Components Research, Technology and Manufacturing Group, Intel Corporation, Hillsboro, Oregon, USA
- I.-2 **Developing Bipolar Transistors for Sub-mm-Wave Amplifiers and Next-Generation (300 GHz) Digital Circuits**  
M. Rodwell<sup>1</sup>, Z. Griffith<sup>1</sup>, N. Parthasarathy<sup>1</sup>, E. Lind<sup>1</sup>, C. Sheldon<sup>1</sup>, S. R. Bank<sup>1</sup>, U. Singiseti<sup>1</sup>, M. Urteaga<sup>2</sup>, K. Shinohara<sup>2</sup>, R. Pierson<sup>2</sup>, P. Rowell<sup>2</sup>, <sup>1</sup> Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA, and <sup>2</sup>Rockwell Scientific Company, Thousand Oaks, California, USA
- I.-3 **Nanodevices: A Bottom-up View  
Spintronics— From Materials through Devices to Circuits**  
H. Ohno<sup>1,2</sup>, <sup>1</sup>Laboratory for Nanoelectronics and Spintronics, Research Institute of Electrical Communication, Tohoku University, Aoba-ku, Sendai, JAPAN, and <sup>2</sup>ERATO Semiconductor Spintronics Project, Japan Science and Technology Agency, Aoba-ku, Sendai, JAPAN

## Session II.A. Optoelectronic and Optical Devices

11-30

- II.A-1 **Hybrid Silicon Evanescent Lasers**  
J. E. Bowers<sup>1</sup>, A. W. Fang<sup>1</sup>, H. Park<sup>1</sup>, O. Cohen<sup>3</sup>, R. Jones<sup>2</sup>, and M. J. Paniccia<sup>2</sup>, <sup>1</sup>Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA, <sup>2</sup>Intel Corporation, Santa Clara, California, USA, and <sup>3</sup>Intel Corporation, Jerusalem, ISRAEL
- II.A-2 **A Quantum Well EAM-SGDBR Widely Tunable Transmitter Fabricated in a Novel Dual-Quantum-Well Integration Platform**  
M. N. Sysak, J. W. Raring, D. J. Blumenthal, and L. A. Coldren, Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA
- II.A-3 **Widely Tunable Single-Chip Transceiver for 10 Gb/s Wavelength Conversion**  
M. M. Dummer, M. N. Sysak, J. W. Raring, A. Tauke-Pedretti, and L. A. Coldren, Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA
- II.A-4 **Low Dark Count Rate and High Single Photon Detection Efficiency Avalanche Photodiode in Geiger-mode Operation**  
M. Liu<sup>1</sup>, X. Bai<sup>1</sup>, C. Hu<sup>1</sup>, X. Guo<sup>1</sup> and J. C. Campbell<sup>1</sup>, X. Zheng<sup>2</sup>, Z. Pan<sup>2</sup>, and M. M. Toshima<sup>1,2</sup>, Department of Electrical and Computer Engineering, University of Virginia, Charlottesville, Virginia, USA, and <sup>2</sup>JDS Uniphase Corporation, Milpitas, California, USA
- II.A-5 **Ultra-Low Threshold Lasing in a Quantum Dot Microdisk Cavity**  
S. Götzinger<sup>1</sup>, Z. G. Xie<sup>2</sup>, and G. S. Solomon<sup>1,3</sup>, <sup>1</sup>E. L. Ginzton Laboratory, <sup>2</sup>Solid-State Photonics Laboratory, Stanford University, Stanford, California, USA, and <sup>3</sup>National Institute of Standards and Technology, Atomic Physics Division, Gaithersburg, Maryland, USA
- II.A-6 **High Performance 1.45  $\mu\text{m}$  InAs Quantum Dot Lasers on GaAs**  
Z. Mi, J. Yang, and P. Bhattacharya, Solid-State Electronics Laboratory, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan, USA, <sup>2</sup>Materials Department, University of California, Santa Barbara, California, USA
- II.A-7 **Very Low-Threshold 1.55- $\mu\text{m}$  Dilute-Nitride Lasers**  
S. R. Bank<sup>1</sup>, H. P. Bae<sup>2</sup>, L. L. Goddard<sup>2</sup>, H. B. Yuen<sup>2</sup>, M. A. Wistey<sup>2</sup>, and J. S. Harris<sup>2</sup>, <sup>1</sup>Departments of Electrical and Computer Engineering and Materials Science, University of California, Santa Barbara, California, USA, and <sup>2</sup>Solid State and Photonics Laboratory, Stanford University, Stanford, California, USA

- II.A-8 **Elemental Devices for Monolithic Optoelectronic Integrated Circuits on Lattice-Matched Si/III-V-N/Si Structures**  
Y. Furukawa<sup>1</sup>, H. Yonezu<sup>1</sup>, A. Wakahara<sup>1</sup>, Y. Morisaki<sup>1</sup>, S.Y. Moon<sup>1</sup>, S. Ishiji<sup>1</sup>, and M. Ohtani<sup>2</sup>, <sup>1</sup>Toyohashi University of Technology, Toyohashi, JAPAN, and <sup>2</sup>Nara National College of Technology, Yamatokoriyama, Nara, JAPAN
- II.A-9 **Use of Anisotropic Laser Etching and Transparent Conducting Layer to Alleviate Current Crowding Effect in Vertical-Structured GaN-Based Light-Emitting Diodes**  
S.-J. Wang<sup>1</sup>, T.-M. Chen<sup>1</sup>, K.-M. Uang<sup>1,2</sup>, S.-L. Chen<sup>1</sup>, C.-C. Tsai<sup>1</sup>, B.-W. Liou<sup>3</sup>, and S.-H. Yang<sup>4</sup>, <sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Tainan, TAIWAN, <sup>2</sup>Department of Electrical Engineering, Wu-Feng Institute of Technology, Chia-yi, TAIWAN, <sup>3</sup>Department of Computer Science and Information Engineering, Wu-Feng Institute of Technology, Chia-yi, TAIWAN, and <sup>4</sup>National Kaohsiung University of Applied Sciences, Department of Electronic Engineering, TAIWAN

## Session II.B. CMOS Devices and Technology

31-50

- II.B-1 **Device, Circuit and System Dimensions of 3-D Integration**  
S. Tiwari, C. C. Liu and S. K. Kim, School of Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA
- II.B-2 **Mobility in Back-Gate/Double-Gate Undoped Thin Silicon Channel Transistors**  
A. Kumar<sup>1</sup>, S. Mohta<sup>1</sup>, U. E. Avci<sup>2</sup>, A. Kumar<sup>3</sup>, and S. Tiwari<sup>1</sup>, <sup>1</sup>School of Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA, <sup>2</sup>Components Research Lab, Intel Corporation, Hillsboro, Oregon, USA, and <sup>3</sup>IBM Research Center, Yorktown Heights, New York, USA
- II.B-3 **Super-Self-Aligned Back-Gate/Double-Gate Planar Transistors with Thick Source/Drain and Thin Silicon Channel**  
H. Lin<sup>1</sup>, H. Liu<sup>1</sup>, A. Kumar, U. Avci<sup>1</sup>, J. VanDelden<sup>1</sup>, A. Kumar<sup>2</sup>, and S. Tiwari<sup>1</sup>, <sup>1</sup>Schools of Applied and Engineering Physics and Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA, and <sup>2</sup>IBM T. J. Watson Research Center, Yorktown Heights, New York, USA
- II.B-4 **FinFET Performance Enhancement with Tensile Metal Gates and Strained Silicon on Insulator (sSOI) Substrate**  
W. Xiong<sup>1</sup>, K. Shin<sup>2</sup>, C. R. Cleavelin<sup>1</sup>, T. Schulz<sup>3</sup>, K. Schrufer<sup>3</sup>, I. Cayrefourcq<sup>4</sup>, M. Kennard<sup>4</sup>, C. Mazure<sup>4</sup>, P. Patruno<sup>4</sup>, and T.-J. King Liu<sup>2,5</sup>, <sup>1</sup>Texas Instruments Inc., Texas, USA, <sup>2</sup>Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, California, USA, <sup>3</sup>Infineon Technologies, Neuburg, GERMANY, <sup>4</sup>SOITEC S.A., Bernin, FRANCE, and <sup>5</sup>Synopsys, Inc., Mountain View, California, USA
- II.B-5 **Silicon on Insulator CMOS with Hybrid vCrystal Orientation Using Double Wafer Bonding**  
K. K. Chan, M. Yang, L. Shi, A. Kumar, J. A Ott, J. Patel, R. Schultz, H. Kry, Y. Zhang, E. Sikorski, W. Graham, B. To, S. Medd, D. Canaperi, J. Newbury, C. Scerbo, R. Meyer, C. D'Emic, and M. Jeong, IBM Semiconductor Research and Development Center, Research Division, T. J. Watson Research Center, Yorktown Heights, New York, USA
- II.B-6 **GaAs MOS Capacitors and Self-Aligned MOSFETs with HfO<sub>2</sub> Gate Dielectrics**  
S. J. Koester<sup>1</sup>, E. W. Kiewra<sup>1</sup>, Y. Sun<sup>1</sup>, D. A. Neumayer<sup>1</sup>, J. A. Ott<sup>1</sup>, D. K. Sadana<sup>1</sup>, D. J. Webb<sup>2</sup>, J. Fompeyrine<sup>2</sup>, J.-P. Locquet<sup>2</sup>, M. Sousa<sup>2</sup>, and R. Germann<sup>2</sup>, <sup>1</sup>IBM Thomas J. Watson Research Center, Yorktown Heights, New York, USA, and <sup>2</sup>IBM Zurich Research Laboratory, Rüschlikon, SWITZERLAND
- II.B-7 **Depletion-Mode MOSFET on n-GaAs substrate with HfO<sub>2</sub> and Silicon Interface Passivation**  
I. Ok<sup>1</sup>, H. Kim<sup>1</sup>, M. Zhang<sup>1</sup>, T. Lee<sup>1</sup>, F. Zhu<sup>1</sup>, G. Thareja<sup>1</sup>, L. Yu<sup>1</sup>, S. Koveshnikov<sup>2</sup>, W. Tsai<sup>2</sup>, V. Tokranov<sup>3</sup>, M. Yakimov<sup>3</sup>, S. Oktyabrsky<sup>3</sup>, and J. C. Lee, <sup>1</sup>Microelectronics Research Center, Department of Electrical and Computer Engineering, The University of Texas, Austin, Texas, USA, <sup>2</sup>Intel Corporation, and <sup>3</sup>State University of New York, Albany, New York, USA
- II.B-8 **High-Performance GaAs MISFETs with Self-Assembled Nanodielectrics**  
H. C. Lin<sup>1</sup>, G. Lu<sup>2</sup>, P.D. Ye<sup>1</sup>, Y. Xuan<sup>1</sup>, A. Facchetti<sup>2</sup>, T. J. Marks<sup>2</sup>, <sup>1</sup>School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA, and <sup>2</sup>Department of Chemistry, Northwestern University, Evanston, Illinois, USA

- II.B-9 **Buried-channel In<sub>0.70</sub>Ga<sub>0.30</sub>As/In<sub>0.52</sub>Al<sub>0.48</sub>As MOS Capacitors and Transistors with HfO<sub>2</sub> Gate Dielectrics**  
Y. Sun<sup>1</sup>, S. J. Koester<sup>1</sup>, E. W. Kiewra<sup>1</sup>, K. E. Fogel<sup>1</sup>, D. K. Sadana<sup>1</sup>, D. J. Webb<sup>2</sup>, J. Fompeyrine<sup>2</sup>, J.-P. Locquet<sup>2</sup>, M. Sousa<sup>2</sup>, and R. Germann<sup>2</sup>, <sup>1</sup>IBM Thomas J. Watson Research Center, Yorktown Heights, New York, USA and <sup>2</sup>IBM Zurich Research Laboratory, Rüschlikon, SWITZERLAND

### Session III. Poster Session

51-144

- III-1 **The new Shielded Bitline Sensing Method for FC-SGT Flash memory**  
Y. Yamakawa, H. Nakamura, and F. Masuoka, Research Institute of Electrical Communication, Tohoku University, Aoba-ku, Sendai, JAPAN
- III-2 **A Proposal of Broadband High-Q Monolithic Active Inductors by Using Resonant Tunneling Diodes**  
M. Suhara<sup>1,2</sup>, H. Horie<sup>2</sup>, T. Okumura<sup>1,2</sup>, <sup>1</sup>Division of Electrical and Electronic Engineering, School of Science and Engineering, Faculty of Urban Liberal Arts, and <sup>2</sup>Electrical Engineering, Graduate School of Engineering, Tokyo Metropolitan University, Hachioji, Tokyo, JAPAN
- III-3 **Vertical-structured Ni/n-GaN Schottky Diode with Electroplating Nickel Substrate**  
S.-J. Wang<sup>1</sup>, S.-C. Chang<sup>1</sup>, K.-M. Uang<sup>1,2</sup>, B.-W. Liou<sup>3</sup>, <sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Taiwan, ROC, <sup>2</sup>Department of Electrical Engineering, Wu-Feng Institute of Technology, Chia-yi, Taiwan, ROC, and <sup>3</sup>Department of Computer Science and Information Engineering, Technology, Wu-Feng Institute of Technology, Chia-yi, Taiwan, ROC
- III-4 **Optimizing Oxide Thickness for Digital Sub-threshold Operation**  
B. C. Paul<sup>1</sup> and K. Roy<sup>2</sup>, <sup>1</sup>Toshiba America Research Inc., San Jose, CA 95131, USA, and <sup>2</sup>School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA
- III-5 **Measuring and Modeling the Scaling Trend of the RF Noise in MOSFETs**  
H. L. Kao<sup>1</sup>, A. Chin<sup>1</sup>, C. C. Liao<sup>1</sup>, S. P. McAlister<sup>2</sup>, J. Kwo<sup>3</sup>, and M. Hong<sup>4</sup>, <sup>1</sup>Nano Science Technology Center, Department of Electronics Engineering, Nat'l Chiao-T. University, University System of Taiwan, Hsinchu, TAIWAN, <sup>2</sup>National Research Council of Canada, Ottawa, CANADA, <sup>3</sup>Department of Physics, National Tsing Hua University, Hsinchu, TAIWAN, and <sup>4</sup>Department of Material Science Engineering, National Tsing Hua University, Hsinchu, TAIWAN
- III-6 **Field-effect Transistors and Photodetectors Based on Solution-Synthesized Nanowires**  
A. Singh, A. Khandelwal, X. Li, H. Xing, M. Kuno, D. Jena, University of Notre Dame, Notre Dame, Indiana, USA
- III-7 **Improved MOSFET Characteristics by Incorporating Laminated Dysprosium (Dy<sub>2</sub>O<sub>3</sub>) Dielectric into HfO<sub>2</sub> Gate Stack**  
T. Lee<sup>1</sup>, S. J. Rhee<sup>1</sup>, C. Y. Kang<sup>1</sup>, F. Zhu<sup>1</sup>, M. Zhang<sup>1</sup>, H.-S. Kim<sup>1</sup>, C. Choi<sup>1</sup>, I. Ok<sup>1</sup>, S. Koveshnikov<sup>2</sup>, H. Park<sup>3</sup> and J. C. Lee<sup>1</sup>, <sup>1</sup>Microelectronics Research Center, The Department of Electrical and Computer Engineering, The University of Texas, Austin, Texas, USA, <sup>2</sup>Intel Corporation, Santa Clara, California, USA, and <sup>3</sup>GIST, Gwangju, KOREA
- III-8 **The Impact of Strained Engineering for 65nm FUSI CMOSFETs**  
C.-M. Lai<sup>1</sup>, Y.-K. Fang<sup>1</sup>, W.-K. Yeh<sup>2</sup>, C.-T. Lin<sup>1</sup>, <sup>1</sup>Institute of Microelectronics, National Cheng Kung University, TAIWAN, and <sup>2</sup>Department of Electrical Engineering, National University of Kaohsiung, Tainan, TAIWAN
- III-9 **Complete Quasi-Static Modeling of 130nm RF MOSFETs**  
Y. H. Jung, I. M. Kang, and H. Shin, School of Electrical Engineering, Seoul National University, Shinlim-dong, Kwanak-gu, Seoul, KOREA
- III-10 **Strained SiGe/Ge Buried Channel pMOSFETs Design For High Performance Applications**  
X. Wang<sup>1</sup>, K. Rim<sup>1</sup>, H. Shang<sup>2</sup>, S. Koester<sup>2</sup>, P. Oldiges<sup>1</sup>, and M. Jeong<sup>2</sup>, IBM Semiconductor Research and Development Center, <sup>1</sup>Systems and Technology Group, Hopewell Junction, New York, USA, and <sup>2</sup>Research Division, IBM T. J. Watson Research Center, Yorktown Heights, New York, USA

- III-11      **Accumulated Body MOSFET**  
A. Gokirmak, School of Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA
- III-12      **Reduction of Gate Leakage Current of Ultra thin Silicon Oxynitride via RTP Induced Phonon-Energy-Coupling Enhancement**  
P.-L. Ong, C. Samantaray, and Z. Chen, Department of Electrical and Computer Engineering, University of Kentucky, Lexington, Kentucky, USA
- III-13      **Effect of Poly-Si Gate Depletion on Tuning Range in MOS Varactors**  
J. P. Kulkarni<sup>1</sup>, N. Bhat<sup>2</sup>, <sup>1</sup>School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA, and <sup>2</sup>Electrical and Computer Engineering Department, Indian Institute of Science, Bangalore, INDIA
- III-14      **Enhancement and Depletion-mode GaAs N-MOSFETs with Stacked HfO<sub>2</sub>/Y<sub>2</sub>O<sub>3</sub> Gate Dielectric**  
F. Zhu<sup>1</sup>, S. Koveshnikov<sup>1,2</sup>, I. Ok<sup>1</sup>, H.S. Kim<sup>1</sup>, V. Tokranov<sup>3</sup>, M. Yakimov<sup>3</sup>, S. Oktyabrsky<sup>3</sup>, W. Tsai<sup>2</sup>, and J. C. Lee<sup>1</sup>, <sup>1</sup>Microelectronics Research Center, University of Texas, Austin, Texas, USA, <sup>2</sup>Intel Corporation, Hillsboro, Oregon, USA, and <sup>3</sup>State University of New York, Albany, New York, USA
- III-15      **Comparing High Mobility InGaAs FETs with Si and GOI Devices**  
C. C. Liao<sup>1</sup>, H. L. Kao<sup>1</sup>, A. Chin<sup>1</sup>, D. S. Yu<sup>1</sup>, M.-F. Li<sup>2</sup>, C. Zhu<sup>2</sup>, and S. P. McAlister<sup>3</sup>, <sup>1</sup>Nano Science Technology Center, Department of Electronics Engineering, Nat'l Chiao-T. University, University System of Taiwan, Hsinchu, Taiwan, ROC, <sup>2</sup>SNL, Department of Electrical and Computer Engineering, National University of Singapore, Singapore, and <sup>3</sup>National Research Council of Canada, Ottawa, Canada
- III-16      **Germanium Passivation for High-k Dielectric III-V MOSFETs and Temperature Dependence of Dielectric Leakage Current**  
H.-S. Kim<sup>1</sup>, I. Ok<sup>1</sup>, M. Zhang<sup>1</sup>, T. Lee<sup>1</sup>, F. Zhu<sup>1</sup>, G. Thareja<sup>1</sup>, L. Yu<sup>1</sup>, S. Koveshnikov<sup>2</sup>, W. Tsai<sup>2</sup>, V. Tokranov<sup>3</sup>, M. Yakimov<sup>3</sup>, S. Oktyabrsky<sup>3</sup>, and J. C. Lee<sup>1</sup>, <sup>1</sup>Microelectronics Research Center, The University of Texas, Austin, Texas 78758, USA, <sup>2</sup>Intel Corporation, Hillsboro, Oregon, USA, and <sup>3</sup>State University of New York, Albany, NY, USA
- III-17      **Fully dry-etched InP Double-Heterojunction Bipolar Transistors with  $f_t > 400$  GHz**  
N. G. Weimann, V. Houtsma, Y. Yang, J. Frackowiak, A. Tate, and Y. K. Chen, Lucent Technologies Bell Laboratories, Murray Hill, New Jersey, USA
- III-18      **Process Development for the Realization of Thermally-Reliable Enhancement-Mode InAlAs/InGaAs/InP HEMTs with Excellent DC and RF Performance**  
W. Zhao, N. Jin, G. Chen, V. Kumar, and I. Adesida, Micro and Nanotechnology Laboratory and Department of Electrical and Computer Engineering, University of Illinois, Urbana-Champaign, Illinois, USA
- III-19      **Low Work-Function TaN-metal gate with Gadolinium Oxide Buffer Layer on Hf-based Dielectrics**  
G. Thareja<sup>1</sup>, S. J. Rhee<sup>1</sup>, H.-C. Wen<sup>2</sup>, R. Harris<sup>2</sup>, P. Majhi<sup>2</sup>, B. Hun Lee<sup>2</sup> and J. C. Lee<sup>1</sup>, <sup>1</sup>Microelectronics Research Center, Department of Electrical and Computer Engineering, The University of Texas, Austin, Texas, USA, and <sup>2</sup>SEMATECH, Texas, USA
- III-20      **AlGaIn/GaN Field-Effect Surface Acoustic Wave Filters with >40-dB Isolation for Monolithic Integration with HEMTs**  
N. Shigekawa<sup>1</sup>, K. Nishimura<sup>1</sup>, T. Suemitsu<sup>1</sup>, H. Yokoyama<sup>1</sup>, and K. Hohkawa<sup>2</sup>, <sup>1</sup>NTT Photonics Laboratories, NTT Corporation, Atsugi, Kanagawa, JAPAN, <sup>2</sup>Kanagawa Institute Technology, Atsugi, Kanagawa, JAPAN
- III-21      **Current Collapse-Free Vertical Submicron Channel GaN-based Transistors with InAlGaN Quaternary Alloy Contact Layers**  
T. Morita, S. Nakazawa, T. Ueda, and T. Tanaka Semiconductor Device Research Center, Semiconductor Company, Matsushita Electric Industrial Co. Ltd., Nagaokakyo-shi, Kyoto, JAPAN
- III-22      **50 nm AlGaIn/GaN HEMT Technology for mm-wave Applications**  
T. Palacios, N. Fichtenbaum, S. Keller, S. P. DenBaars, and U. K. Mishra, Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA

- III-23 **Improved Processing Technology for GaN-Capped Deeply-Recessed GaN HEMTs without Surface Passivation**  
L. Shen<sup>1</sup>, L. McCarthy<sup>1</sup>, T. Palacios<sup>1</sup>, M.H. Wong<sup>1</sup>, C. Poblenz<sup>2</sup>, A. Corrion<sup>2</sup>, S. Keller<sup>1</sup>, S. P. DenBaars<sup>1</sup>, J. S. Speck<sup>2</sup> and U. K. Mishra<sup>1</sup>, <sup>1</sup>Department of Electrical and Computer Engineering, and <sup>2</sup>Department of Materials Science and Engineering, University of California, Santa Barbara, California, USA
- III-24 **III-Nitride Field-Effect Transistors with Capacitively-Coupled Contacts**  
G. Simin, Z-J. Yang, A. Koudymov, V. Adivarahan, J. Yang and M. A. Khan, Department of Electrical Engineering, University of South Carolina, Columbia, South Carolina, USA
- III-25 **How Does Phonon Generation Influence AlGaIn/GaN HFETs?— Transient and Steady State Studies**  
Y.-R. Wu and J. Singh, Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, Michigan, USA
- III-26 **Electrical Performance of Ta-Based Ohmic Contacts on Undoped AlGaIn/AlN/GaN Heterostructures**  
Y. Sun and L. F. Eastman, Cornell University, Ithaca, New York, USA
- III-27 **Low Dynamic On-Resistance Kilovolt-Range AlGaIn/GaN HFETs**  
N. Tipirneni, A. Koudymov, V. Adivarahan, J Yang, G. Simin and M. A. Khan, University of South Carolina, Department of Electrical Engineering, Columbia, South Carolina, USA
- III-28 **Physical Mechanisms Limiting the Channel Mobility in 4H-SiC MOSFETs**  
K. Matocha<sup>1</sup>, V. Tilak<sup>1</sup>, S. Balaji<sup>2</sup>, S. Arthur<sup>1</sup>, R. Rao<sup>2</sup> and J. Tucker<sup>1</sup>, <sup>1</sup>GE Global Research Center, Niskayuna, New York, USA and <sup>2</sup>GE John F. Welch Technology Center, Bangalore, Karnataka, INDIA
- III-29 **Material and Device Characterization of AlGaIn/GaN Metal-Oxide-Semiconductor High Electron Mobility Transistors with Reactive-Sputtered HfO<sub>2</sub> Gate Dielectric**  
C. Liu, E. F. Chor, and L. S. Tan, Centre for Optoelectronics, Department of Electrical and Computer Engineering, National University of Singapore, SINGAPORE
- III-30 **Spin-dependent Transport in Spin-photodiode Consisting of a p-n III-V Heterojunction**  
T. Kondo, J. Hayafuji, and H. Munekata, Imaging Science and Engineering Laboratory, Tokyo Institute of Technology, Midori-ku Yokohama, JAPAN
- III-31 **InMnAs/InAs Heterojunctions for High-Field Magnetic Sensors**  
S. J. May<sup>1</sup>, and B. W. Wessels<sup>1,2</sup>, <sup>1</sup>Department of Materials Science and Engineering and <sup>2</sup>Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, Illinois, USA
- III-32 **Numerical Simulation of Field-Induced Inter-Band Tunneling Effect Transistor Using TCAD-Based Device Simulator**  
K. R. Kim<sup>1</sup>, B.-G. Park<sup>2</sup>, and R. W. Dutton<sup>1</sup>, <sup>1</sup>CISX 302, Stanford University, Stanford, California, USA, and <sup>2</sup>Inter-University Semiconductor Research Center and School of Electrical Engineering, Seoul National University, Shinlim-dong, Kwanak-gu, Seoul, KOREA
- III-33 **SiC Nanocrystal Flash Memory Fabricated with Protein-mediated Assembly**  
Y. Liu, S. Tang, C. Mao and S. Banerjee, Microelectronics Research Center, The University of Texas, Austin, Texas, USA
- III-34 **Terahertz Detection with Tunneling Quantum Dot Intersubband Photodetector**  
X. H. Su<sup>1</sup>, J. Yang<sup>1</sup>, P. Bhattacharya<sup>1</sup>, G. Ariyawansa<sup>2</sup>, and A. G. U. Perera<sup>2</sup>, <sup>1</sup>Department of Electrical and Computer Engineering, University of Michigan, Ann Arbor, Michigan, USA, and <sup>2</sup>Georgia State University, Atlanta, Georgia, USA
- III-35 **A High-intensity Nano-aperture Vertical-Cavity Surface-Emitting Laser With Controlled Polarization**  
Z. Rao, J. A. Matteo, L. Hesselink, J. S. Harris, Solid State and Photonics Laboratory, Stanford University, Stanford, California, USA

- III-36 **Detecting High Concentration Hydrogen with Nanoporous Palladium Supported by Anodic Aluminum Oxides**  
D. Ding and Z. Chen, Department of Electrical and Computer Engineering, University of Kentucky, Lexington, Kentucky, USA
- III-37 **Optimal Spacing of Carbon Nanotubes in a CNFET Array for Highest Circuit Performance**  
A. Raychowdhury<sup>1</sup>, A. Keshavarzi<sup>2</sup>, J. Kurtin<sup>2</sup>, V. De<sup>2</sup>, K. Roy<sup>1</sup>, <sup>1</sup>School of Electrical and Computer Engineering, Purdue University, Indiana, USA, and <sup>2</sup>Circuit Research Lab, Intel Corporation, Hillsboro, Oregon, USA
- III-38 **Optimization of PbSe Nanocrystal Quantum Dots/P<sub>3</sub>HT Hybrid Photovoltaic Devices**  
T. Zhu, D. Cui, J. Xu, Department of Engineering Science and Mechanics, The Pennsylvania State University, University Park, Pennsylvania, USA
- III-39 **Semiconductor Light-Emitting Diodes with Separated Current-Injection and Light-Emitting Areas**  
X.-L. Wang Nanotechnology Research Institute, National Institute of Advanced Industrial Science and Technology, Tsukuba, JAPAN
- III-40 **Demonstration of GaSb QW-based “Buffer-Free” LED on GaAs Substrate**  
M. Mehta, G. Balakrishnan, S. Huang, A. Khoshakhlagh, M. N. Kutty, L. R. Dawson, D. L. Huffaker, Center for High Technology Materials, University of New Mexico, Albuquerque, New Mexico, USA
- III-41 **Fabrication of High-Power Vertical GaN-Based Light-Emitting Diodes with Selective Nickel Electroplating and Patterned Laser Lift-Off Techniques**  
S.-J. Wang<sup>1</sup>, S.-L. Chen<sup>1</sup>, K.-M. Uang<sup>1,2</sup>, W.-C. Lee<sup>1</sup>, T.-M. Chen<sup>1,2</sup>, B.-W. Liou<sup>3</sup> and S.-H. Yang<sup>4</sup>, <sup>1</sup>Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Tainan, TAIWAN, <sup>2</sup>Department of Electrical Engineering, Wu-Feng Institute of Technology, Chia-yi, TAIWAN, <sup>3</sup>Department of Computer Science and Information Engineering, Wu-Feng Institute of Technology, Chia-yi, TAIWAN, and <sup>4</sup>Department of Electronic Engineering, National Kaohsiung University of Applied Sciences, Kaohsiung, TAIWAN
- III-42 **Extraction of Accumulation Mobility from C-V Characteristics of Pentacene MIS Structures**  
K.-D. Jung, C. A. Lee, D.-W. Park, B.-G. Park, H. Shin, and J. D. Lee, Inter-University Semiconductor Research Center and School of Electrical Engineering, Seoul National University, Sillim-dong, Gwanak-gu, Seoul, KOREA
- III-43 **Movement Control of Confined Microtubules**  
Y. M. Huang<sup>1</sup>, M. Uppalapati<sup>2</sup>, W. O. Hancock<sup>2</sup>, T. N. Jackson<sup>1</sup>, <sup>1</sup>Center for Thin Film Devices and Department of Electrical Engineering, and <sup>2</sup>Department of Bioengineering, The Pennsylvania State University, University Park, Pennsylvania, USA
- III-44 **Negative Capacitance in Organic Light-Emitting Diodes: Implications for Display Applications**  
L. S. C. Pingree<sup>1</sup>, M. T. Russell<sup>2</sup>, T. J. Marks<sup>2</sup>, and M. C. Hersam<sup>1</sup>, <sup>1</sup>Materials Science and Engineering, and <sup>2</sup>Department of Chemistry, Northwestern University, Evanston, Illinois, USA

## Session IV.A. Wide-bandgap Devices

145-164

- IV.A-1 **GaN-on-Silicon Based Technology for RF Cellular and WiMax Infrastructure**  
K. Linthicum, Nitronex Corporation, Raleigh, North Carolina, USA
- IV.A-2 **30-nm-gate AlGaIn/GaN MIS-HFETs with 180 GHz f<sub>T</sub>**  
M. Higashiwaki<sup>1</sup>, T. Matsui<sup>1</sup>, and T. Mimura<sup>2</sup>, <sup>1</sup>National Institute of Information and Communications Technology, Tokyo, JAPAN, and <sup>2</sup>Fujitsu Laboratories Ltd., Atsugi, Kanagawa, JAPAN
- IV.A-3 **40-W/mm Double Field-plated GaN HEMTs**  
Y.-F. Wu<sup>1</sup>, M. Moore<sup>1</sup>, A. Saxler<sup>2</sup>, T. Wisleder<sup>1</sup>, and P. Parikh<sup>1</sup>, <sup>1</sup>Cree Santa Barbara Technology Center, Goleta, California, USA, and <sup>2</sup>Cree Inc., Durham, North Carolina, USA

- IV.A-4 **Rugged UHF 4H-SiC BJTs with Record 22.8 W/mm Power Density and 8.3 dB Gain**  
F. Zhao<sup>1</sup>, I.-P. Wurfl<sup>1</sup>, K. Torvik<sup>1</sup>, J. Chiu<sup>2</sup>, M. Mallinger<sup>2</sup>, J. Torvik<sup>1</sup>, and B. Van Zeghbroeck<sup>1,3</sup>, <sup>1</sup>Advanced Power Technology Colorado, Advanced Power Technology Inc., Boulder, Colorado, USA, <sup>2</sup>Advanced Power Technology RF, Advanced Power Technology Inc., Santa Clara, California, USA, and <sup>3</sup>Department of Electrical and Computer Engineering, University of Colorado, Boulder, Colorado, USA
- IV.A-5 **Progress in Silicon Carbide Power Devices**  
A. Agarwal, M. Das, B. Hull, S. Krishnaswami, J. Palmour, J. Richmond, S.-H. Ryu, J. Zhang, Cree Inc., Durham, North Carolina, USA
- IV.A-6 **1.74 mohm-cm<sup>2</sup>, High-Voltage 4H-SiC Vertical-Channel JFETs for High-Power Applications**  
L. Cheng<sup>1</sup>, I. Sankin<sup>1</sup>, N. Merrett<sup>1</sup>, J. R. B. Casady<sup>1</sup>, W. Draper<sup>1</sup>, W. King<sup>1</sup>, V. Bondarenko<sup>2</sup>, M. S. Mazzola<sup>1</sup>, J. B. Casady<sup>1</sup>, <sup>1</sup>SemiSouth Laboratories, Inc., Starkville, Mississippi, USA, and <sup>2</sup>CAVS, Mississippi State University, Starkville, Mississippi, USA
- IV.A-7 **High-Breakdown Voltage AlGaIn/GaN HEMTs using Trench Gates**  
Y. Dora, A. Chakraborty, L. McCarthy, S. Keller, S. P. DenBaars, U. K. Mishra, Department of Electrical and Computer Engineering, University of California, Santa Barbara, California, USA
- IV.A-8 **p-GaN/AlGaIn/GaN Enhancement-Mode HEMTs**  
C. S. Suh<sup>1</sup>, A. Chini<sup>1</sup>, Y. Fu<sup>1</sup>, C. Poblenz<sup>2</sup>, J. S. Speck<sup>2</sup>, U. K. Mishra<sup>1</sup>, <sup>1</sup>Department of Electrical and Computer Engineering and <sup>2</sup>Department of Materials Science and Engineering, University of California, Santa Barbara, California, USA

## Session IV.B. Nanoelectronics I

165-186

- IV.B-1 **Assessment of Carbon Nanotube FETs for High-Frequency Performance**  
D.L. Pulfrey, Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, British Columbia, CANADA
- IV.B-2 **High Performance Carbon Nanotube Ring Oscillator**  
Z. Chen, J. Appenzeller, P. M. Solomon, Y.-M. Lin, P. Avouris, IBM T. J. Watson Research Center, Yorktown Heights, New York, USA
- IV.B-3 **InAsP/InAs Nanowire Heterostructure Field Effect Transistors**  
E. Lind and L.-E. Wernersson, Solid State Physics, Nanometer Consortium, Lund University, Lund, SWEDEN
- IV.B-4 **Inversion-mode Operation of Thermally-oxidized Modulation-doped Silicon Nanowire Field Effect Devices**  
Y. Wang<sup>1</sup>, T.-Ta Ho<sup>1</sup>, S. Dilts<sup>2</sup>, K.-K Lew<sup>2</sup>, B.i Liu<sup>2</sup>, S. Mohny<sup>2</sup>, J. Redwing<sup>2</sup>, and T. Mayer<sup>1</sup>, <sup>1</sup>Department of Electrical Engineering and <sup>2</sup>Department of Materials Science and Engineering, The Pennsylvania State University, University Park, Pennsylvania, USA
- IV.B-5 **Nanowire-based, High-Efficiency Thermoelectrics**  
H. Linke<sup>1</sup>, T. E. Humphrey<sup>2</sup>, and M. F. O'Dwyer<sup>3</sup>, <sup>1</sup>Materials Science Institute and Physics Department, University of Oregon, Eugene, Oregon, USA, <sup>2</sup>Département de Physique Théorique, University of Geneva, Geneva, SWITZERLAND, and <sup>3</sup>School of Engineering Physics and Institute for Superconducting and Electronic Materials, University of Wollongong, Wollongong, New South Wales, AUSTRALIA
- IV.B-6 **Label-Free Amperometric Biosensors Based on Single-Walled Carbon Nanotube Modified Microelectrodes**  
K. Maehashi<sup>1</sup>, J. Okuno<sup>1</sup>, K. Matsumoto<sup>1</sup>, K. Kerman<sup>2</sup>, Y. Takamura<sup>2</sup> and E. Tamiya<sup>2</sup> <sup>1</sup>The Institute of Scientific and Industrial Research, Osaka University, Osaka, Japan, and <sup>2</sup>School of Materials Science, Japan Advanced Institute of Science and Technology, Nomi, Ishikawa, Japan
- IV.B-7 **Simulation of Silicon Nanowire Bio-sensors**  
P. R. Nair and M. A. Alam, School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA

- IV.B-8 **High-Performance Nanomechanical Oscillators Fabricated by Bottom-up Integration of Silicon Nanowires**  
M. Li<sup>1</sup>, R. B. Bhiladvala<sup>1</sup>, J. A. Sioss<sup>2</sup>, K.-K. Lew<sup>3</sup>, J. M. Redwing<sup>3</sup>, C. D. Keating<sup>2</sup>, and T. S. Mayer<sup>1</sup>,  
<sup>1</sup>Department of Electrical Engineering, <sup>2</sup>Department of Chemistry, and <sup>3</sup>Department of Materials Science and Engineering, The Pennsylvania State University, University Park, Pennsylvania, USA

## Session V.A High-Speed and Terahertz Devices

187-206

- V.A-1 **High-Speed Photodiodes and Related Devices**  
T. Ishibashi<sup>1</sup> and H. Ito<sup>2</sup>, <sup>1</sup>NTT Electronics Corporation, and <sup>2</sup>NTT Photonics Laboratory, NTT Corporation, Atsugi, Kanagawa, JAPAN
- V.A-2 **Terahertz Emission of Radiation from InGaP/InGaAs/GaAs Grating-Bicoupled Plasmon-Resonant Photomixer**  
T. Otsuji<sup>1</sup>, M. Hanabe<sup>1</sup>, Y. M. Meziani<sup>1</sup>, and E. Sano<sup>2</sup>, <sup>1</sup>Research Institute of Electrical Communication, Tohoku University, Sendai, JAPAN and <sup>2</sup>Research Center for Integrated Quantum Electronics, Hokkaido University, Sapporo, JAPAN
- V.A-3 **Development of TUNNETT Diode as Terahertz Device and Its Applications**  
J. Nishizawa, T. Kurabayashi, P. Plotka, and H. Makabe, Semiconductor Research Institute, Sendai, JAPAN
- V.A-4 **Coherent Terahertz-wave Generation from GaP waveguides**  
K. Saito<sup>1</sup>, T. Tanabe<sup>1</sup>, Y. Oyama<sup>1</sup>, K. Suto<sup>2</sup>, T. Kimura<sup>2</sup>, and J. Nishizawa<sup>2</sup>, <sup>1</sup>Department of Materials Science, Tohoku University, Sendai, JAPAN, and <sup>2</sup>Semiconductor Research Institute, Sendai, JAPAN
- V.A-5 **300 GHz Transistor Performance in Production CMOS Technologies**  
B. Jagannathan, D. Chidambarao, and J. Pekarik, IBM Systems & Technology Group, USA
- V.A-6 **Indium Antimonide based Quantum Well FETs for Ultra-High Speed Electronics**  
T. Ashley, QintetiQ
- V.A-7 **Increase in current density at 25-nm-wide emitter for InP hot-electron transistors without base layer**  
Y. Miyamoto<sup>1,2</sup>, I. Kashima<sup>1</sup>, A. Suwa<sup>1</sup>, and K. Furuya<sup>1,2,3</sup>, <sup>1</sup>Dept. of Physical Electronics, Tokyo Institute of Technology, Tokyo, JAPAN, <sup>2</sup>CREST, Japan Science and Technology Agency, Saitama, JAPAN, and <sup>3</sup>QNERC, Tokyo Institute of Technology, Tokyo, JAPAN
- V.A-8 **A 154-GHz Static Divider in 0.25  $\mu\text{m}$  InP DHBT Technology**  
N. Phan, D. Sawdai, B. Oyama, P. Chang, D. Scott, A. Gutierrez-Aitken, and A. Oki, Northrop Grumman Space Technology, Redondo Beach, California, USA

## Session V.B Organic Devices

207-222

- V.B-1 **Large-area Electronics Based on Organic Transistors**  
T. Someya<sup>1</sup>, T. Sakurai<sup>2</sup>, and T. Sekitani<sup>1</sup>, <sup>1</sup>Quantum-Phase Electronics Center, School of Engineering, the University of Tokyo, Tokyo, Japan and <sup>2</sup>Center for Collaborative Research, the University of Tokyo, Tokyo, Japan
- V.B-2 **Organic Complementary Circuits Using Solution Deposited Active Semiconductors**  
B. Yoo<sup>1</sup>, D. Basu<sup>1</sup>, T. Jung<sup>1</sup>, D. Fine<sup>1</sup>, B. A. Jones<sup>1</sup>, A. Facchetti<sup>2</sup>, M. R. Wasielewski<sup>2</sup>, T. J. Marks<sup>2</sup>, K. Dimmler<sup>3</sup>, and A. Dodabalapur<sup>1</sup>, <sup>1</sup>Department of Electrical and Computer Engineering, Microelectronics Research Center, The University of Texas, Austin, Texas, USA <sup>2</sup>Department of Chemistry, Materials Research Center, Center for Nanofabrication and Molecular Self-Assembly, Northwestern University, Evanston, Illinois, USA, and <sup>3</sup>OrganicID, Colorado Springs, Colorado, USA

- V.B-3 **Low-Voltage, Low-Power Organic Complementary Circuits with Self-Assembled Monolayer Gate Dielectric**  
H. Klauk, U. Zschieschang, Max Planck Institute for Solid State Research, Stuttgart, GERMANY
- V.B-4 **A field-programmable antifuse memory for RFID on plastic**  
B. Mattis and V. Subramanian, Department of Electrical Engineering and Computer Science, University of California, Berkeley, California, USA
- V.B-5 **Environmental and Operational Stability of Solution Processed TIPS-Pentacene OTFTs**  
S. K. Park<sup>1</sup>, J. Anthony<sup>2</sup>, and T. N. Jackson<sup>1</sup>, <sup>1</sup>Center for Thin Film Devices and Materials Research Institute, Department of Electrical Engineering, The Pennsylvania State University, University Park, Pennsylvania, USA, and <sup>2</sup>Department of Chemistry, University of Kentucky, Lexington, Kentucky, USA
- V.B-6 **Iodine-doped Pentacene Schottky Diodes for High-Frequency RFID Rectification**  
D. Huang and V. Subramanian, Department of Electrical Engineering and Computer Science, University of California, Berkeley, California, USA
- V.B-7 **High Speed Characterization of Organic Thin Film Transistors**  
D. Basu<sup>1</sup>, L. Wang<sup>1</sup>, L. Dunn<sup>1</sup>, A. Dodabalapur<sup>1</sup>, M. Heeney<sup>2</sup>, and I. McCulloch<sup>2</sup>, The University of Texas, Austin, Texas, USA, and <sup>2</sup>Merck Chemicals, Southampton, UK

## Rump Sessions

223-224

- R.1 **III-V on IV: Inevitable or Impractical?**  
Session Organizers: S. Koester, IBM and P. Wong, Stanford University
- R.2 **What is the Real Commercial Potential for GaN?**  
Session Organizer: D. Chow, HRL Laboratories
- R.3 **TFTs on Flex: Does Anyone Care?**  
Session Organizers: D. Gundlach, NIST, A. Salleo, Stanford University, and P. Baude, 3M Company

## Joint DRC/EMC Plenary Session

225-228

### Growth and Uses of Metal/Semiconductor Heterostructures

A. C. Gossard, Department of Materials Science and Engineering, University of California, Santa Barbara, California, USA

## Session VI.A Spin Devices

229-242

- VI.A-1 **Electrical Detection of Spin Accumulation in Ferromagnet-Semiconductor Devices**  
X. Lou<sup>1</sup>, C. Adelmann<sup>2</sup>, M. Furis<sup>3</sup>, S.A. Crooker<sup>3</sup>, C.J. Palmström<sup>2</sup>, and P.A. Crowell<sup>1</sup>, <sup>1</sup>School of Physics and Astronomy, <sup>2</sup>Department of Chemical Engineering and Materials Science, University of Minnesota, Minneapolis, Minnesota, USA, and <sup>3</sup>National High Magnetic Field Laboratory, Los Alamos National Laboratory, Los Alamos, New Mexico, USA
- VI.A-2 **Integrating Spintronics with Conventional Semiconductor Devices through Exchange Interactions**  
S. Salahuddin, P. Srivastava, and S. Datta, School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA
- VI.A-3 **Monolithically Integrable Semiconductor Waveguide Optical Isolators using III-V Semiconductor / Ferromagnet Hybrid Structures**  
H. Shimizu<sup>1,3</sup>, T. Amemiya<sup>1,3</sup>, M. Tanaka<sup>2,3</sup>, and Y. Nakano<sup>1,3</sup>, <sup>1</sup>Research Center for Advanced Science and Technology / <sup>2</sup>Department of Electronic Engineering, The University of Tokyo, Tokyo, JAPAN, and <sup>3</sup>JST-SORST, Meguro, Tokyo, JAPAN

- VI.A-4 **Performance of Spin-Based Current-Gating Devices**  
M. E. Flatté<sup>1</sup> and K. C. Hall<sup>2</sup>, <sup>1</sup>Department of Physics and Astronomy, University of Iowa, Iowa City, Iowa, USA and <sup>2</sup>Department of Physics, Dalhousie University, Halifax, Nova Scotia, CANADA
- VI.A-5 **Inelastic Electron Tunneling Spectroscopy of Molecular Magnetic Tunnel Junctions**  
W. Wang and C. A. Richter, Semiconductor Electronics Division, National Institute of Standards and Technology, Gaithersburg, Maryland, USA
- VI.A-6 **Numerical Simulation of Giant Magnetoresistance Resonant Tunneling Diodes**  
C. Ertler and J. Fabian, Institute for Theoretical Physics, University of Regensburg, Regensburg, GERMANY

## Session VI.B Nanoelectronic Devices II

243-256

- VI.B-1 **Germanium Nanowires: From Synthesis, Surface chemistry, Assembly to Devices**  
D. Wang, Division of Chemistry and Chemical Engineering, Caltech, Pasadena, California, USA
- VI.B-2 **Realization of a Ge Nanowire p-n Junction**  
E. Tutuc, J. Appenzeller, M. C. Reuter, S. Guha, IBM T. J. Watson Research Center, Yorktown Heights, New York, USA
- VI.B-3 **High-Performance Enhancement-mode ZnO Nanowire Field-Effect Transistors with Organic Nanodielectrics: Effects of Ozone Treatments**  
S. Ju<sup>1</sup>, K. Lee<sup>1</sup>, M.-H. Yoon<sup>2</sup>, A. Facchetti<sup>2</sup>, T. J. Marks<sup>2</sup>, and D. B. Janes<sup>1</sup>, <sup>1</sup>School of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA and <sup>2</sup>Department of Chemistry and the Materials Research Center, Northwestern University, Evanston, Illinois, USA
- VI.B-4 **Seamless Transition from the Single-Electron Regime to Field-Effect Transistor Operation of Nanoscale Schottky-Barrier FETs**  
K. M. Indlekofer<sup>1</sup>, J. Knoch<sup>1</sup>, and J. Appenzeller<sup>2</sup>, <sup>1</sup>Institute for Thin Films and Interfaces and CNI, Research Centre Jülich, Jülich, GERMANY and <sup>2</sup>IBM T. J. Watson Research Center, Yorktown Heights, New York, USA
- VI.B-5 **Single-Electron Devices with Granulated Film Cotunneling Suppressors**  
A. O. Orlov, X. Luo, T. H. Kosel, and G. L. Snider, Department of Electrical Engineering, University of Notre Dame, Notre Dame, Indiana, USA

## Session VII.A Memory Devices

257-274

- VII.A-1 **A Novel Low Leakage Current VPT (Vertical Pillar Transistor) Integration for 4F2 DRAM Cell Array with sub 40 nm Technology**  
J.-M. Yoon<sup>1</sup>, K. Lee<sup>1</sup>, S.-B. Park<sup>1</sup>, S.-G. Kim<sup>1</sup>, H.-W. Seo<sup>1</sup>, Y.-W. Son<sup>1</sup>, B.-S. Kim<sup>1</sup>, H.-W. Chung<sup>1</sup>, C.-H. Lee<sup>2</sup>, W.-S. Lee<sup>3</sup>, D.-C. Kim<sup>3</sup>, D. Park<sup>1</sup>, W. Lee<sup>1</sup> and B.-I. Ryu<sup>1</sup>, <sup>1</sup>ATD Team, Device Research Team, <sup>2</sup>CAE, and <sup>3</sup>PD Team, Semiconductor R&D Division, Samsung Electronics Co., Yongin-City, Kyunggi-Do, KOREA
- VII.A-2 **Sub-6F2 Charge Trap Dynamic Random Access Memory Using a Novel Operation Scheme**  
Z. Huo, S. Baik, S. Kim, I.-S. Yeo, U.-I. Chung, and J. T. Moon, Process Development Team, Semiconductor R&D Center, Samsung Electronics Co., LTD., Yongin-City, Gyeonggi-Do, KOREA
- VII.A-3 **A Low-Cost Strained Silicon SRAM Technology with Reduced Contact Resistance**  
I. Polishchuk<sup>1</sup>, S. Levy<sup>1</sup>, R. Kapre<sup>1</sup>, O. Pohland<sup>1</sup>, K. Ramkumar<sup>1</sup>, N. Shah<sup>2</sup>, and S. E. Thompson<sup>2</sup>, <sup>1</sup>Cypress Semiconductor, San Jose, California, USA, and <sup>2</sup>Department of Electrical and Computer Engineering, University of Florida, Gainesville, Florida, USA

- VII.A-4 **NMOS/SiGe Resonant Interband Tunneling Diode Static Random Access Memory**  
S. Sudirgo<sup>1</sup>, D. J. Pawlik<sup>1</sup>, S. K. Kurinec<sup>1</sup>, P. E. Thompson<sup>2</sup>, J. W. Daulton<sup>3</sup>, S. Y. Park<sup>3</sup>, R. Yu<sup>3</sup>, P. R. Berger<sup>3</sup>, and S. L. Rommel<sup>1</sup>, <sup>1</sup>Department of Microelectronic Engineering, Rochester Institute of Technology, Rochester, New York, USA, <sup>2</sup>Naval Research Laboratory, Washington, DC, USA, and <sup>3</sup>Department of Electrical and Computer Engineering, The Ohio State University, Columbus, Ohio, USA
- VII.A-5 **Vertical (3-D) flash memory with SiGe nanocrystal floating gate**  
J. Sarkar, S. Dey, Y. Liu, D. Shahjerdi, D. Q. Kelly, S. K. Banerjee, Microelectronics Research Center and Department of Electrical and Computer Engineering, The University of Texas, Austin, Texas, USA
- VII.A-6 **Fabrication of Self-Assembled Ni Nanocrystal Flash Memories Using a Polymeric Template**  
D. Shahjerdi, J. Sarkar, X. Gao, D. Q. Kelly, S. K. Banerjee, Microelectronics Research Center, University of Texas at Austin, Austin, Texas, USA
- VII.A-7 **3-D Electrostatic Modeling and Impact of High-k Control Oxide in Metal Nanocrystal Memory**  
T.-H. Hou, C. Lee, V. Narayanan, U. Ganguly, and E. C. Kan, School of Electrical and Computer Engineering, Cornell University, Ithaca, New York, USA
- VII.A-8 **Charge Trapping WN Nano-dots with /or without Nitride Sub-layer for FinFET FLASH Memory**  
J.-D. Choe<sup>1</sup>, J. J. Lee<sup>2</sup>, Y. J. Ahn<sup>2</sup>, S.-H. Lee<sup>2</sup>, B. Y. Choi<sup>2</sup>, S. K. Sung<sup>2</sup>, E. S. Cho<sup>2</sup>, S. B. Kim<sup>2</sup>, S. H. Cheong<sup>2</sup>, C.-H. Lee<sup>2</sup>, I. Chung<sup>1</sup>, K. Park<sup>2</sup>, D. Park<sup>2</sup>, and B.-I. Ryu<sup>2</sup> <sup>1</sup>School of Information and Communication Engineering, Sungkyunkwan University, Kyungki-Do, KOREA and <sup>2</sup>Device Research Team, Samsung Electronics Co., Yongin-City, Kyungki-Do, KOREA

## Session VII.B Nanoelectronics III

275-292

- VII.B-1 **Synthetic Nanomaterials for Novel Electronic Concepts**  
A. Javey, Harvard University, Cambridge, Massachusetts, USA
- VII.B-2 **Reduction of 1/f Noise in Carbon Nanotube Devices**  
Y.-M. Lin, J. Appenzeller, C. C. Tsuei, Z. Chen, and P. Avouris, IBM T. J. Watson Research Center, Yorktown Heights, New York, USA
- VII.B-3 **Random Telegraph Signals and Noise Behavior in Carbon Nanotube Transistors**  
F. Liu<sup>1</sup>, K. L. Wang<sup>1</sup>, D. Zhang<sup>2</sup>, and C. Zhou<sup>2</sup>, <sup>1</sup>Department of Electrical Engineering, University of California, Los Angeles, California, USA, and <sup>2</sup>Department of Electrical Engineering, University of Southern California, Los Angeles, California, USA
- VII.B-4 **Random Telegraph Noise in 130 nm n-MOS and p-MOS Transistors**  
Y. Yoon, H. Lee, I. M. Kang, B.-G. Park, J. D. Lee, and H. Shin, Seoul National University, Seoul, KOREA
- VII.B-5 **Novel Inorganic Materials for Solution-Processed Electronics**  
D. V. Talapin<sup>1,2</sup>, D. B. Mitzi<sup>1</sup>, E. V. Shevchenko<sup>2</sup>, A. P. Alivisatos<sup>2</sup>, C. B. Murray<sup>1</sup>, <sup>1</sup>IBM Research Division, T. J. Watson Research Center, Yorktown Heights, New York, USA, and <sup>2</sup>The Molecular Foundry, Lawrence Berkeley National Laboratory, Berkeley, California, USA
- VII.B-6 **Measurement of Minority Carrier Diffusion Lengths in Semiconductor Nanowires**  
J. E. Allen<sup>1</sup>, Y. Gu<sup>1</sup>, J. P. Romankiewicz<sup>1</sup>, J. L. Lensch<sup>1</sup>, S. J. May<sup>1</sup>, T. W. Odom<sup>2</sup>, B. W. Wessels<sup>1,3</sup>, and L. J. Lauhon<sup>1</sup>, <sup>1</sup>Department of Materials Science and Engineering, <sup>2</sup>Department of Chemistry, and <sup>3</sup>Department of Electrical Engineering and Computer Science, Northwestern University, Evanston, Illinois, USA
- VII.B-7 **Electrically-excited Infrared Emission from InN Nanowire Transistors**  
J. Chen<sup>1</sup>, G. Cheng<sup>2</sup>, E. Stern<sup>2</sup>, M. A. Reed<sup>2</sup>, and P. Avouris<sup>1</sup>, <sup>1</sup>IBM T. J. Watson Research Center, Yorktown Heights, New York, USA, and <sup>2</sup>Departments of Electrical Engineering and Applied Physics, Yale University, New Haven, Connecticut, USA