

2006 IEEE Asia Pacific Conference on Circuits and Systems

**Singapore
4-7 December 2006**

Volume 1 of 4



**IEEE Catalog Number: 06EX1378
ISBN: 1-4244-0386-3**

Table of Contents

A Fully Differential 11mW 10-bit 200MS/s Sample and Hold in 0.25μ BiCMOS Technology	1
<i>Surajit Sarkar, Arindrajit Ghosh, Swapna Banerjee</i>	
A New High Precision Low Offset Dynamic Comparator for High Resolution High Speed ADCs	5
<i>Vipul Katyal, Randall L. Geiger, Degang J. Chen</i>	
A CMOS Differential Difference Amplifier with Reduced Nonlinearity Error of Interpolation for Interpolating ADCs	9
<i>Xin Zhang, Dunshan Yu, Shimin Sheng</i>	
INL Prediction Method in Pipeline ADCs	13
<i>Gholamreza Nikandish, Behnam Sedighi, Mehrdad Sharif Bakhtiar</i>	
Differential OPAMP with Inherent Common-Mode Control and Self-Biased Cascodes in 120nm CMOS	17
<i>Franz Schlägl, Horst Dietrich, Horst Zimmermann</i>	
Improving Source-Follower Buffer for High-Speed ADC Testing	21
<i>X. P. Fan, P. K. Chan</i>	
0.7 V Monolithic CMOS LNA for 802.11 A/B WLAN Application.....	25
<i>Wang-Chi Cheng, Cheong-Fat Chan, Suyi Tao, King-Keung Mok</i>	
A New Linearity Enhancing Technique for Low Noise Amplifiers.....	29
<i>Amit Gopal M. Purohit, Sanjeev Gupta</i>	
A CMOS Current-Reused Transceiver with Stacked LNA and Mixer for WPAN	33
<i>Sang-Sun Yoo, Seok-Oh Yun, Soo-Hwan Shin, Hyung-Joun Yoo</i>	
2.4 GHz High IIP3 and Low-Noise Down-conversion Mixer	37
<i>Jun-Da Chen, Zhi-Ming Lin</i>	
Compact Modeling of MOSFETs Channel Noise for Low-Noise RF ICs Design.....	41
<i>Zhi-Qiang Lu, Feng-Chang Lai</i>	
An 8 GHz Variable Gain Low Noise Amplifier (VGLNA) Utilizing Parallel Inter-Stage Resonance.....	45
<i>Lini Lee, S.S. Jamuar, R. M. Sidek, S. Khatun</i>	
Digital Filter Design: Global Solutions via Polynomial Optimization.....	49
<i>Wu-Sheng Lu</i>	
Design of Arbitrary FIR Digital Filters with Group Delay Constraint.....	53
<i>Yongzhi Liu, Zhiping Lin</i>	
Symmetry Development for Implementing Odd-Order Lagrange-Type Variable Fractional-Delay Filters	57
<i>Tian-Bo Deng</i>	
A Methodology for Automatic Hardware Synthesis of Multiplier-less Digital Filters with Prescribed Output Accuracy.....	61
<i>S. C. Chan, K. M. Tsui, S. H. Zhao</i>	
A New Method for Designing Constrained Causal Stable IIR Variable Digital Filters	65
<i>S. C. Chan, K. M. Tsui, H. K. Kwan</i>	
New Structures for Single Filter Based Frequency-Response Masking Approach.....	69
<i>Chun Zhu Yang, Yong Lian</i>	
3D Shape Acquisition and Arbitrary View Image Generation from Monocular Image Based on Primitive Decomposition.....	73
<i>Katsuya Kondo, Asumi Yamachika, Syoji Kobashi, Yutaka Hata</i>	
Cauchy based Rate-Distortion Optimization Model for H.264 Rate Control	77
<i>N. Eiamjumrus, S. Aramvith</i>	
A Fast Watermarking System for H.264/AVC Video.....	81
<i>Cong-Van Nguyen, David B. H. Tay, Guang Deng</i>	

Table of Contents

A New Efficient Approach for Removal of Impulse Noise for Color Images	85
<i>Yasuhide Wakabayashi, Akira Taguchi</i>	
A 0.18 μm CMOS Gaussian Monocycle Pulse Circuit Design for UWB.....	89
<i>Risanuri Hidayat, Kobchai Dejhan, Phichet Moungnoul, Yohikazu Miyanaga</i>	
VLSI Implementation of a 600-Mbps MIMO-OFDM Wireless Communication System.....	93
<i>Shingo Yoshizawa, Yohikazu Miyanaga</i>	
RaceCheck: A Race Logic Audit Program For SoC Designs.....	97
<i>Terence Chan</i>	
A Development and Validation Platform for Communication SOC Design.....	101
<i>YuChen Sun, Ching-Yao Huang</i>	
A Fast-Lock-In ADPLL with High-Resolution and Low-Power DCO for SoC Applications	105
<i>Duo Sheng, Ching-Che Chung, Chen-Yi Lee</i>	
Design of Adaptive Deblocking Filter for H.264/AVC Decoder SOC	109
<i>Yang Kun, Zhang Chun, Wang Zhihua</i>	
An Adaptive Low-Power Control Scheme for On-Chip Network Applications.....	113
<i>Chun-Lung Hsu, Chang-Hsin Cheng, Yu-Sheng Huang, Chih-Jung Chen</i>	
An Efficient Clocking Scheme for On-Chip Communications	119
<i>Mahdi Nazm Bojnordi, Nariman Moezzi Madani, Mehdi Semsarzade, Ali Afzali-Kusha</i>	
Semi-Blind Time Domain Equalization for MIMOOFDM Systems	123
<i>Shaodan Ma, Tung-Sang Ng</i>	
Linear Precoding For MIMO STC-OFDM And Blind Channel Estimation.....	127
<i>Yonghong Zeng, A. Rahim Leyman</i>	
Multi-degree Random Cyclic Delay Diversity in MISO Systems with Frequency-Domain Scheduling	131
<i>Zhengang Pan, Jingxiu Liu, Lan Chen, Kenichi Higuchi, Mamoru Sawahashi</i>	
Throughput Maximization in Multiuser MIMO Downlink with Individual QoS Constraints.....	135
<i>Gan Zheng, Kai-Kit Wong, Tung-Sang Ng</i>	
Iterative Symbol-by-symbol Decision Feedback Detection for MIMO-ISI Channels	139
<i>Xuan Huan Nguyen, Jinho Choi</i>	
An EM-Based Joint Channel Estimation and Data Detection for SIMO Systems.....	143
<i>The-Hanh Pham, A. Nallanathan, Ying-Chang Liang</i>	
Development of a Wireless Sensor Network System for Power Constrained Applications	147
<i>Jamil Y. Khan, Daniel F. Hall, Peter D. Turner</i>	
Design of a Long-Range Wireless Sensor Node.....	151
<i>Simon Willis, Cornelis J. Kikkert</i>	
Hierarchical Decision-making of Multi-sensor System for State Estimation of Machining Process.....	155
<i>Liang Wei, Li Yinhuia, Li Jie</i>	
An Optimized Scheme of Energy Consumption in Wireless Sensor MAC Protocol.....	159
<i>Wei Jing, Xu Pingping</i>	
A Novel Smart Temperature Sensor: Extracting Run-Time Temperature within SRAM Cells.....	163
<i>Kian-Ann Gan, Tsung-Heng Tsai</i>	
Noise Analysis and Simulation of Chopper Amplifier.....	167
<i>Tao Yin, Haigang Yang, Quan Yuan, Guoping Cui</i>	
A Low-power 7-b 33-Msamples/s Switched-current Pipelined ADC for Motor Control	171
<i>Guo-Ming Sung, Jyi-Hrong Tzeng, Chen-Shen Liao, Shih-Chieh Shu</i>	

Table of Contents

Low Power Current-Mode Algorithmic ADC in Half Flash (BCD). <i>S. Chuenarom, S. Maitreechit, P. Roengruen, V. Tipsuwarnpron</i>	175
A Switched-Voltage High-Accuracy Sample/Hold Circuit. <i>Kenji Ohno, Hiroki Matsumoto, Kenji Murao</i>	179
A 1-V 2.5-mW Transient-Improved Current-Steering DAC using Charge-Removal-Replacement Technique	183
Continuous Time Delta-Sigma Modulators with Arbitrary DAC Waveforms	187
<i>Hossein Shamsi, Omid Shoaei</i>	
A New Approach for DAC Non-linearity Compensation in Continuous Time Delta Sigma Modulators	191
<i>Hossein Shamsi, Omid Shoaei</i>	
Sub-1 V Current Mode CMOS Integrated Receiver Front-end for GPS System	195
<i>Wang-Chi Cheng, Cheong-Fat Chan, Kong-Pang Pun, Chiu-Sing Choy</i>	
High Power CMOS Power Amplifier for WCDMA	199
<i>Yu-Chun Huang, Zhi-Ming Lin</i>	
A Fast 1.9 GHz Fractional-N/Integer Frequency Synthesizer with a Self-tuning Algorithm	203
<i>Shuilong Huang, Zihua Wang, Huainan Ma</i>	
A CMOS Digitally Controlled RF Variable Gain Amplifier	207
<i>Ro-Min Weng, Bing-Hung Chen</i>	
A 3.125-GHz Limiting Amplifier for Optical Receiver System	210
<i>Hsin-Ming Wu, Ching-Yuan Yang</i>	
A 2.4-GHz/5-GHz Low Power Pulse Swallow Counter in 0.18-μm CMOS Technology	214
<i>Ko-Chi Kuo, Feng-Ji Wu</i>	
Filterbank Framework for Multicarrier Systems with Improved Subcarrier Separation	218
<i>Yuan-Pei Lin, Chien-Chang Li, See-May Phoong</i>	
Performance Analysis of the Deficient Length EDS Adaptive Algorithm	222
<i>Zhongkai Zhang, Tamal Bose and Li Xiao, Ratchaneekorn Thamvichai</i>	
An Alternate Approach for Developing Higher Radix FFT Algorithms	227
<i>Saad Bouguezel, M. Omair Ahmad, M.N.S. Swamy</i>	
Signature Verification using Velocity-based Directional Filter Bank	231
<i>M. Khalid Khan, M. Aurangzeb Khan, Mohammad A. U. Khan, Sungyoung Lee</i>	
Multidimensional Parameters Estimation of Array Signal Based on Steering Vector	235
<i>Weimin Jia, Minli Yao, Jianshe Song</i>	
Wavelet Packet Transform for Scalable Audio Encoder	239
<i>Sheau-Fang Lei, Hsi-Fu Lee</i>	
Design of a Low Power Architecture for CABAC Encoder in H.264	243
<i>Chien-Chung Kuo, Sheau-Fang Lei</i>	
Frame Based Error Concealment in H.264/AVC by Refined Motion Prediction	247
<i>Hsin-Ju Feng, Chih-Hung Kuo</i>	
Matched Block Detection and Motion Vector Salvage Methods for Fast H.264/AVC Inter	251
<i>Ji-Kun Lin, Hung-Ming Wang, Jar-Ferr Yang</i>	
An Efficient Design-for-testability Scheme for 2-D Transform in H.264 Advanced Video Coders	255
<i>Heng-Yao Lin, Hui-Hsien Tsai, Bin-Da Liu, Jar-Ferr Yang, Soon-Jyh Chang</i>	
Combined CAVLC Decoder and Inverse Quantizer for Efficient H.264/AVC Decoding	259
<i>Yi-Chih Chao, Shih-Tse Wei, Jar-Ferr Yang, Bin-Da Liu</i>	

Table of Contents

Modified MMSE DMC and Edge Reserving Concealment for Improving H.264 Error Resilience.....	263
<i>Ping-Yu Chen, Pau-Choo Chung</i>	
An All-MOS High Linearity Voltage-to-Frequency Converter Chip with 520 KHz/V Sensitivity.....	267
<i>Chua-Chin Wang, Tzung-Je Lee, Chi-Chen Li, Ron Hu</i>	
An ASIC Implementation of Lifting-Based 2-D Discrete Wavelet Transform.....	271
<i>Leibo Liu Hongying Meng, Milin Zhang</i>	
VLSI Realization of Adaptive Equalizers of SIMO FIR Second Order Volterra Channels	275
<i>K. Deergha Rao, Ch. Gangadhar</i>	
Design and Implementation of a Schedulable DMAC on an AMBA-Based SOPC Platform	279
<i>Kuan Jen Lin, Chuang Hsiang Huang, Cheng Chia Lo</i>	
Implementation of the Gamma (y) Line System Similar to Non-linear Gamma Curve with 2bit Error (LSB).....	283
<i>Wonwoo Jang, Hyunsik Kim, Sungmok Lee, Jooyoung Ha, Bongsoon Kang</i>	
Adiabatic Smart Card	287
<i>King-Keung Mok, Ka-Hung Tsang, Cheong-Fat Chan, Chiu-Sing Choy, Kong-Pang Pun</i>	
Space-Time Decision-Directed Equalizer for SIMO Systems based on Affine Projection Algorithm	291
<i>Won Cheol Lee, Jun Su Park, Hyung Min Chang</i>	
A Turbo-BLAST method with Non-Linear MMSE Detector for MIMO-OFDM systems	295
<i>Jong Yoon Hwang, Dong-Kyo Cho, Kwang Soon Kim, Kuem-Chan Whang</i>	
An Effective SLM-PRSC Hybrid Scheme for OFDM PAPR Reduction Based on Repeated Utilization of Identical PRSC Sequences in Time Domain.....	298
<i>Seungwoo Han, Suckchel Yang, Yoan Shin</i>	
Efficient Buffer Management for Retry Mechanism in InfiniBand	302
<i>Chungwon Park, Hee Yong Youn, Youngmin Kwon</i>	
Enhanced Degree Computationless Modified Euclid's Algorithm	305
<i>Jang W. Park, Jae H. Baek, Myung H. Sunwoo</i>	
A VLSI Design of High Speed Bit-level Viterbi Decoder	309
<i>Min Woo Kim, Jun Dong Cho</i>	
Global Convergence Analysis of Delayed Bidirectional Associative Memory Neural Networks.....	313
<i>Ruya Samli, Sabri Arik</i>	
Using ANN To Predict The Best HUB Location	317
<i>A. B. Aljunaid, I. Abu El Maaly, A. Sagahyroon</i>	
A Generic Architecture for Intelligent System Hardware	321
<i>Keerthi Laal Kala, M. B. Srinivas</i>	
Recognition of Musical Instruments	327
<i>Harya Wicaksana, Septian Hartono, Foo Say Wei</i>	
Pareto based Multi-objective Mapping IP Cores onto NoC Architectures.....	331
<i>Wenbiao Zhou, Yan Zhang, Zhigang Mao</i>	
Minimal Set of Essential Resource Disjoint Pairs for Exploring Feasible 3D Schedules	335
<i>Mineo Kaneko</i>	
A Dual-Channel 6b 1GS/s 0.18um CMOS ADCfor Ultra Wide-Band Communication Systems	339
<i>Young-Jae Cho, Kyung-Hoon Lee, Hee-Cheol Choi, Young-Ju Kim, Kyoung-Jun Moon, Seung-Hoon Lee, Seok-Bong Hyun, Seong-Su Park</i>	
A 4-bit 1.356 GspS ADC Using Current Processing Method.....	343
<i>Ja-Hyun Koo, Yun-Jeong Kim, Bong-Hyuck Park, Sang-Seong Choi, Shin-II Lim, Suki Kim</i>	

Table of Contents

A 6-bit 2.704Gspss DAC for DS-CDMA UWB	347
<i>Jae-Jin Jung, Bong-hyuck Park, Sang-Seong Choi, Shin-Il Lim, Suki Kim</i>	
A 14b 100MS/s 3.4mm² 145mW 0.18um CMOS Pipeline A/D Converter.....	351
<i>Kyung-Hoon Lee, Young-Jae Cho, Hee-Cheol Choi</i>	
An I/Q channel 12 bit 120MS/s CMOS DAC with three stage thermometer decoders for WLAN.....	355
<i>Seong-Min Ha, Tae-Kyu Nam, Kwang S. Yoon</i>	
A 0.18μm CMOS Fully Differential RF Demodulator for FM-UWB Based P-PAN Receivers	359
<i>Tian Tong, Jian Liu, Jan H. Mikkelsen, Torben Larsen</i>	
A 0.18-μm CMOS UWB Low Noise Amplifier for Full-Band (3.1-10.6GHZ) Application	363
<i>RUEY-LUE WANG, Shih-Chih Chen, Hsiang-Chen Kuo, Chien-Hsuan Liu</i>	
3~5 GHz Cascoded UWB Power Amplifier	367
<i>Ruey-Lue Wang, Yan-Kuin Su, Chien-Hsuan Liu</i>	
A Fully Integrated 3 to 5 GHz CMOS Mixer with Active Balun for UWB Receiver	370
<i>De-Mao Chen, Zhi-Ming Lin</i>	
A Novel FFT Processor for OFDM UWB Systems	374
<i>Zhongjun Wang, Lee Guek Yeo, Wenzhen Li, Yanxin Yan, Yujing Ting, Masauki Tomisawa</i>	
Design of Optimal Decimation and Interpolation Filters for Low Bit-Rate Image Coding	378
<i>Wu-Sheng Lu, Ana-Maria Sevcenco</i>	
Multiple Description Image Coding With Hybrid Redundancy.....	382
<i>Zhiming Xu, Zhiping Lin, Anamitra Makur</i>	
Image Enhancement Algorithm for Hexagonal Cellular Neural Networks.....	386
<i>Chao-Hui Huang, Chin-Teng Lin</i>	
Minimization of L2-Sensitivity for 2-D Separable-Denominator State-Space Digital Filters Subject to L2-Scaling Constraints	390
<i>Takao Hinamoto, Yukihiro Shibata, Wu-Sheng Lu</i>	
Design of Delta Operator Based 2-D IIR Filters Using Symmetrical Decomposition.....	394
<i>I-Hung Khoo, Hari C. Reddy, P.K. Rajan</i>	
A Low Complexity High Quality Interger Motion Estimation Architecture Design for H.264/AVC	398
<i>Ching-Lung Su, Wei-Sen Yang, Yao-Chang Yang, Ching-Wen Chen, Shau-Yin Tseng, and Ya-Li Chen, Jui-In Guo</i>	
Unequal-arm Adaptive Rood Pattern Search with Early Terminations For Fast Block-matching Motion Estimation on H.264	402
<i>Bin Li, Kai-Kuang Ma</i>	
Motion Vector Estimation and Adatptive Refinement for the MPEG-4 to H.264/AVC Video Transcoder	406
<i>Seung-Kyun Oh, HyunWook Park</i>	
Exploiting Reference Frame History in H.264/AVC Motion Estimation.....	410
<i>Anjali K. Mahajan, Sandhya Kondayya, Xiao Su</i>	
Fast Motion Estimation Algorithm by Finite-State Side Match for H.264 Video Coding Standard.....	414
<i>Gwo-Long Li, Mei-Juan Chen</i>	
Transistor Realization of Reversible TSG Gate and Reversible Adder Architectures.....	418
<i>Himanshu Thapliyal, A.P Vinod</i>	
Redundant Adders Consume Less Energy	422
<i>Smitha K.G, Hossam A.H. Fahmy, A.P. Vinod</i>	
A CAM/WTA-Based High Speed and Low Power Longest Prefix Matching Circuit Design.....	426
<i>Ruei-Jhe Tsai, Hsin-Wen Ting, Chi-Sheng Lin, Bin-Da Liu</i>	

Table of Contents

Design of Clocked Transmission Gate Adiabatic Logic Circuit Based on the 3ECEAC.....	430
<i>Wang Pengjun, Yu Junjun, Xu Jian</i>	
A New Class AB Current-Mode Circuit for Low-Voltage Applications	434
<i>Behnam Sedighi, Mehrdad Sharif Bakhtiar</i>	
A General Formulation of Analog-to-Digital Converters Using Parallel Sigma-Delta Modulators and Modulation Sequences.....	438
<i>Anton Blad, Hakan Johansson, Per Løwenborg</i>	
A Resolution- and Rate- Scalable Image Subband Coding Scheme with Backward Coding of Wavelet Trees.....	442
<i>Jiangling Guo, Sunanda Mitra, Tanja Karp, Brian Nutter</i>	
Design of Time Domain Equalizers Incorporating Radio Frequency Interference Suppression	446
<i>Ya-Wen Wu, Yuan-Pei Lin, Chien-Chang Li, See-May Phoong</i>	
Flexible Filter Bank Dimensioning for Multicarrier Modulation and Frequency Domain Equalization	450
<i>Ari Viholainen, Tero Ihalainen, Tobias Hidalgo Stitz, Yuan Yang, Markku Renfors</i>	
Prototype Filter Design for a Cosine-Modulated Filterbank Transmultiplexer	454
<i>Dah-Chung Chang, Da-Long Lee</i>	
VLSI Architecture for High-Speed / Low-Power Implementation of Multilevel Lifting DWT	458
<i>Basant K. Mohanty, Pramod K. Meher</i>	
Merged-Cascaded Systolic Array for VLSI Implementation of Discrete Wavelet Transform	462
<i>Basant K. Mohanty, Pramod K. Meher</i>	
DCT Sign Only Correlation and Its Application to Image Registration.....	466
<i>Fitri Arnia, I. Iizuka, H. Kobayashi, F. Masaaki, H. Kiya</i>	
Image Registration using Fractional Fourier Transform	470
<i>K.K. Sharma, S. D. Joshi</i>	
Design of an Area Efficient High-Speed Color FDWT Processor	474
<i>Sentharamaikannan Raghunath, Syed Mahfuzul Aziz</i>	
System Design of Implantable Micro-stimulator for Medical Treatments	478
<i>Shou-Jung Chang, Wen-Yaw Chung, Chiung-Cheng Chuang</i>	
A Wide-Range and High PSRR CMOS Voltage Reference for Implantable Device	482
<i>Wen-Yaw Chung, Chiung-Cheng Chuang, Ji-Ting Chen</i>	
Some Recent Developments in the Design of Biopotential Amplifiers for ENG Recording Systems	486
<i>John Taylor, Delia Masanotti, Vipin Seetohul, Shiying Hao</i>	
A Micropower CMOS Amplifier for Portable Surface EMG Recording	490
<i>P. K. Chan, G. A. Hanasusanto, H. B. Tan, V. K. S. Ong</i>	
Low Power SAW-Based Oscillator for an Implantable Multisensor Microsystem.....	494
<i>Louis-Francois Tanguay, Mohamad Sawan</i>	
A Miniaturized, Power-Efficient Stimulator Output Stage Based on the Bridge Rectifier Circuit.....	498
<i>Xiao Liu, Andreas Demosthenous, Nick Donaldson</i>	
A Low-Power Low-Voltage Amplifier for Heart Rate Sensor	502
<i>Gin Kooi Lim, T. Hui Teo</i>	
Design of 3-4GHz Tunable Low Noise LC-QVCO for IEEE 802.11a WLAN Application	506
<i>Harikrishnan Ramiah, Tun Zainal, Azni Zulkifli</i>	
A 6.5-GHz LC VCO with Integrated-Transformer Tuning.....	510
<i>Chia-Chieh Tu, Ching-Yuan Yang</i>	
A CMOS Dual-Band Voltage Controlled Oscillator.....	514
<i>S.-L. Jang, Y.-H. Chuang, C.-C. Chen, S.-H. Lee, J.-F. Lee</i>	

Table of Contents

A Low-Voltage 2.4GHz VCO with 3D Helical Inductors.....	518
<i>Shao-Hua Lee, Yun-Hsueh Chuang, Li-Ren Chi, Sheng-Lyang Jang, Jian-Feng Lee</i>	
0.8 V GPS band CMOS VCO with 29 % Tuning Range.....	522
<i>Wang-Chi Cheng, Cheong-Fat Chan, Kong-Pang Pun, Chiu-Sing Choy</i>	
A Novel 16-bit CMOS Digitally Controlled Oscillator	526
<i>S. M. Rezaul Hasan</i>	
A Wide Input-Range Modulator for Applications to Spread-Spectrum Clock Generator	530
<i>Yao-Huang Kao, Yi-Bin Hsieh</i>	
Bit-Serial Digital Filter Implementation using a Custom C Compiler.....	534
<i>Dan Cyca, Laurence E. Turner</i>	
Towards an Efficient Simulation of Multi-Language Descriptions of Heterogeneous Systems.....	538
<i>Mathieu Dubois, El Mostapha Aboulhamid, Frédéric Rousseau</i>	
FPGA Prototyping of Spatio-temporal 2D IIR Broadband Beam Plane-wave Filters	542
<i>H.L.P Arjuna Madanayake, Len. T. Bruton</i>	
Broadband Beamforming of Bandpass Plane Waves using 2D FIR Trapezoidal Filters at Baseband	546
<i>T.K. Gunaratne, L. T. Bruton</i>	
Efficient Implementation of the Fast Filter Bank For Critically Decimated Systems	550
<i>Jun Wei Lee, Yong Ching Lim</i>	
Complexity Comparison of Linear-Phase Half-Band and General FIR Filters.....	554
<i>Oscar Gustafsson, Hakan Johansson</i>	
Optimized Design of Extrapolated Impulse Response FIR Filters with Raised-Cosine Windows	558
<i>Lihong Zhou, Wenjiang Pei, Pengcheng Xi, Zhenya He</i>	
A High-Performance VLSI Architecture for Intra Prediction and Mode Decision in H.264/AVC Video Encoding.....	562
<i>Yu-Chien Kao, Huang-Chih Kuo, Yin-Tzu Lin, Chia-Wen Hou, Yi-Hsien Li, Hao-Tin Huang, Youn-Long Lin</i>	
Memory Access Optimization of Motion Estimation Algorithms on a Native SIMD PLX Processor.....	566
<i>Guang-Huei Lin, Sao-Jie Chen, Ruby B Lee, Yu-Hen Hu</i>	
Implementation of a H.264 decoder with Template-based Communication Refinement.....	570
<i>Sangyong Yoon, Sanggyu Park, Soolk Chae</i>	
Complexity Based Fast Coding Mode Decision for MPEG-2 / H.264 Video Transcoding.....	574
<i>Shen Li, Lingfeng Li, Takeshi Ikenaga, Shunichi Ishiwata, Mastaka Matsui, Satoshi Goto</i>	
Low Complexity High Quality Fractional Motion Estimation Algorithm and Architecture Design for H.264/AVC	578
<i>Ching-Lung Su, Wei-Sen Yang, Ya-Li Chen, Yao Li, Ching-Wen Chen, Jiun-In Guo, Shau-Yin Tseng</i>	
An Improved Soft-Input CAVLC Decoder for Mobile Communication Applications.....	582
<i>Tsu-Ming Liu, Chen-Yi Lee</i>	
High Performance Context Adaptive Variable Length Coding Encoder for MPEG-4 AVC/H.264 Video Coding.....	586
<i>Min-Chi Tsai, Tian-Sheuan Chang</i>	
Asynchronous Design Methodology for an Efficient Implementation of Low power ALU	590
<i>P.Manikandan, B.D.Liu, L. Y. Chiou, G.Sundar, C. R. Mandal</i>	
Low Power Multiplier Designs Based on Improved Column Bypassing Schemes.....	594
<i>Ying-Tsung Hwang, Jin-Fa Lin, Ming-Hwa Sheu, Chia-Jen Sheu</i>	
A High-Speed Baugh-Wooley Multiplier Design Using Skew-Tolerant Domino Techniques.....	598
<i>Steve Hung-Lung Tu, Chih-Hung Yen</i>	

Table of Contents

Low Power Multiplier with Bypassing and Tree Strucuture.....	602
<i>Ko-Chi Kuo, Chi-Wen Chou</i>	
Asynchronous Design of Modular Multiplication Using Adaptive Radix Computation	606
<i>Jun-Hong Chen, Ming-Der Shieh, Haw-Shiuan Wu, Wen-Ching Lin</i>	
New Bit-Parallel Systolic Multiplier over GF(2^m) Using The Modified Booth's Algorithm.....	610
<i>Chiou-Yng Lee, Yu-Hsin Chiu, Che Wun Chiou</i>	
High-Performance Low-Power Full-Swing Full Adder Cores with Output Driving Capability	614
<i>Chiou-Kou Tung, Shao-Hui Shieh, Yu-Cherng Hung, Ming-Chien Tsai</i>	
Advances in Global Optimization: Novel Function Transformation Approaches.....	618
<i>L. S. Zhang</i>	
A Filled Function Method for Box-constrained System of Nonlinear Equations.....	622
<i>Z. Y. Wu, M. Mammadov, F. S. Bai</i>	
An Optimization Problem on Two-Partition of Jobs for Profit Allocation	626
<i>Quanle Chen, Xiaoqiang Cai, Yanhong Gu</i>	
A Recursive Digital Filter Design using Global Optimization Technique	630
<i>Zhiyou Wu, Yanhong Gu</i>	
Linear Incentive Contract for Principal-agent Problem with Asymmetric Information and Moral Hazard	634
<i>Li Shanliang, Wang Chunhua</i>	
Results on Exactness Properties of the HP-ALF for Inequality Constraints.....	638
<i>Xuewu Du</i>	
A Total Unimodularity Based Branch-and-Bound Method for Integer Programming.....	642
<i>Jun Wang, Mei Long, Duan Li</i>	
Hybrid Dual-Operating-Mode PWM Based Sliding Mode Controllers for DC-DC Converters.....	646
<i>Siew-Chong Tan, Y. M. Lai</i>	
Practical Implementation of Sliding Mode Control for Boost Converter	650
<i>Seshachalam D., Tripathi R.K., Chandra D.</i>	
Current-Mode Converters with Adjustable-Slope Compensating Ramp	654
<i>Cheng-Chung Yang, Chen-Yu Wang, Tai-Haur Kuo</i>	
Steady-State Performance Analysis of Cascade Boost Converters.....	658
<i>Miao Zhu, Fang Lin Luo</i>	
A Monolithic Boost Converter with an Adaptable Current-Limited PFM Scheme	662
<i>Hou-Ming Chen, Ding-Da Jiang, Robert C. Chang</i>	
On-Chip DC-DC Converter with Frequency Detector for Dynamic Voltage Scaling Technology.....	666
<i>Jen-Wei Yang, Po-Tsang Huang, Wei Hwang</i>	
Embedded DC-DC Voltage Down Converter for Low-Power VLSI Chip	670
<i>Qiancheng Zhou, Fengchang Lai, Mingyan Yu</i>	
Design of a Wireless Power Supply Receiver for Biomedical Applications	674
<i>Noorul A. Samad, Tharshan Vaithianathan, Syed Mahfuzul Aziz, Christopher E. Brander</i>	
A Novel DPWM Based on Fully Table Look-Up for High-Frequency Power Conversion	678
<i>Morris Ming-Hui Chiu, Steve Hung-Lung Tu</i>	
An Implantable SOC Chip for Micro-stimulating and Neural Signal Recording.....	682
<i>Chua-Chin Wang, Chi-Chun Huang, Tzung-Je Lee, Cheng-Mu Wu, Gang-Neng Sung, Kuan-Wen Fang, Sheng-Lun Tseng, Jia-Jin Chen</i>	
A Novel Current Feed-back Sub-Nano-Siemen Transconductance Circuit Suitable for Large Time-Constant Bio-medical Applications	686
<i>S. M. Rezaul Hasan, Nazmul Ula</i>	

Table of Contents

Design of Low-Frequency Low-Pass Filters for Biomedical Applications.....	690
<i>Chun-Lung Hsu, Mean-Hom Ho, Yu-Kuan Wu, Ting-Hsuan Chen</i>	
A 140-dB CMRR Low-noise Instrumentation Amplifier for Neural Signal Sensing.....	696
<i>Chua-Chin Wang, Chi-Chun Huang, Jian-Sing Liou, Kuan-Wen Fang</i>	
Parallel Discovery of Transcription Factor Binding Sites.....	700
<i>Adrianto Wirawan, Bertil Schmidt</i>	
Low Power Bootstrapped CMOS Differential Cross Coupled Driver	704
<i>José C. García, Juan A. Montiel-Nelson, Nazmul Ula</i>	
A Wide Dynamic Range Four-Quadrant CMOS Analog Multiplier Using Active Feedback.....	708
<i>Zhangcai Huang, Yasuaki Inoue, Hong Yu, Quan Zhang</i>	
Two Novel Phase-Frequency Detectors.....	712
<i>Cornelis J. Kikkert</i>	
Detailed Behavioral Modeling of Bang-Bang Phase Detectors	716
<i>Chenhui Jiang, Pietro Andreani, Ulrich D. Keil</i>	
Fourier Series Analysis for Nonlinearities Due to the Power Supply Noise in Open-Loop Class D Amplifiers	720
<i>Wei Shu, Joseph S. Chang, Tong Ge, Meng Tong Tan</i>	
An Analysis of THD in Class D Amplifiers.....	724
<i>Huey Chian Foong, Meng Tong Tan</i>	
A BiCMOS Low Voltage Low Distortion Class AB Amplifier	728
<i>Chen Hai, Wu Xiaobo, Yan Xiaolang</i>	
A Genetic Algorithm Employing Correlative Roulette Selection for Optimization of FRM Digital Filters over CSD Multiplier Coefficient Space.....	732
<i>Sai Mohan Kilambi, Behrouz Nowrouzian</i>	
Frequency-Response Masking Approach for Design of Intermediate Frequency Filters in CDMA and Wideband GSM Modules.....	736
<i>Lihong Zhou, Wenjiang Pei, Pengcheng Xi, Zhenya He</i>	
On the Use of Lyapunov Functions for the Design of Complex FIR Digital Filters.....	740
<i>Yue-Dar Jou, Fu-Kun Chen</i>	
An Algorithm for the Design of Multiplierless IIR Filters as a Parallel Connection of Two All-Pass Filters	744
<i>Valentina I. Anzova, Juha Yli-Kaakinen, Tapio Saramaki</i>	
Mitigation of Narrowband Interference in SC Transmission with Filter Bank Equalization	748
<i>Yuan Yang, Tobias Hidalgo Stitz, Mika Rinne, Markku Renfors</i>	
Theory, Lattice Structure and Design of Unequal Length Linear Phase Perfect Reconstruction Filter Banks with More Flexible Length Profile.....	752
<i>Zhiming Xu, Anamitra Makur</i>	
Design of High-speed, Low-power FIR Filters with Fine-grained Cost Metrics	756
<i>Jiajia Chen, Chip-Hong Chang, A. P. Vinod</i>	
A CABAC Encoding Core with Dynamic Pipeline for H.264/AVC Main Profile	760
<i>Lingfeng Li, Yang Song, Takeshi Ikenaga, Satoshi Goto</i>	
Predictive Mode Searching Policy for H.264/AVC Intra Prediction.....	764
<i>Ming-Shuan Lee, Jui-Chin Chu, Jiun-In Guo</i>	
Fast Picture and Macroblock Level Adaptive Frame/Field Coding for H.264.....	768
<i>Lejun Yu, Jintao Li, Yongdong Zhang</i>	
A Fast Macroblock Mode Decision Algorithm for H.264.....	772
<i>Zhenyu Wei, King Ngi Ngan</i>	

Table of Contents

Cost-Effective Hardware Sharing Architectures of Fast 8x8 and 4x4 Integer Transforms for H.264/AVC	776
<i>Chih-Peng Fan</i>	
New Encoding of 8x8 DCT to make H.264 Lossless.....	780
<i>Khan Wahid, Vassil Dimitrov, Graham Jullien</i>	
A Convex Optimization-Based Object-Level Rate Control Algorithm for MPEG-4 Video Object Coding.....	784
<i>Qing Wu, Shing-Chow Chan, Heung-Yeung Shum</i>	
A Certain SA Solver TOSA for Global Placement	788
<i>DongQing Wang, Masahiko Toyonaga</i>	
A Two-stage Incremental Floorplanning Algorithm with Boundary Constraints.....	792
<i>Liu Yang, Sheqin Dong, Xianlong Hong, Yuchun Ma</i>	
Design Partitioning for Reducing Crosstalk Analysis Time.....	796
<i>Sachin Shrivastava, Harindranath Parameswaran, Rajendra Pratap</i>	
Replacement of Register with Delay Element for Reducing the Area of Pipelined Circuits.....	801
<i>Bakhtiar Affendi Rosdi, Atsushi Takahashi</i>	
Area Recovery by Abutted Cell Placement: Can Fillers be Killers? An Eye-opening Viewpoint!.....	805
<i>Ravi Arora, Sachin Shrivastava</i>	
Post-placement Thermal Via Planning for 3D Integrated Circuit	808
<i>Jing Li, Hiroshi Miyashita</i>	
Tapping Point Numerical-Based Search for Exact Zero-Skew RLC Clock Tree Construction	812
<i>Jan-Ou Wu, Yu-Ting Shieh, Chung-Chieh Kuo, Trong-Yen Lee, Chia-Chun Tsai</i>	
Uniform DFT Filter Bank with Finite Precision Prototype Filters	816
<i>Hai Huyen Dam, Sven Nordholm, Kok Lay Teo</i>	
Fourth-Order Discrete-Time Variable Centre Frequency Bandpass Sigma-Delta Modulator	820
<i>Y. Zhu, S.F. Al-Sarawi, C. C. Lim, M.J. Liebelt</i>	
Post-Filtering Techniques For Directive	
Non-Stationary Source Combined With Stationary Noise Utilizing Spatial Spectral Processing	824
<i>Hai Quang Dam, Sven Nordholm, Hai Huyen Dam, Siew Yong Low</i>	
Blind Subband Beamforming for Speech Enhancement of Multiple Speakers.....	828
<i>Zohra Yermeche, Nedelko Grbi, Ingvar Claesson</i>	
An Optimisation Approach to Robust Estimation of Multicomponent Polynomial Phase Signals in Non-Gaussian Noise	832
<i>Duc Son Pham, Yee Hong Leung, Kok Lay Teo, Abdelhak Zoubir</i>	
Exploiting Concurrency in System-on-Chip Verification	836
<i>Justin Xu, Cheng-Chew Lim</i>	
Bistatic Ambiguity Function and DOA Estimation for PCL Radar.....	840
<i>M. H. Sargazi Moghadam, A. Jafargholi, M. Emadi, M.M. Nayebi</i>	
Single DC/AC CCFL Inverter for Large Size LCD TV with Burst Control	844
<i>S. M. Chen, T. J. Liang, J. F. Chen</i>	
Fuzzy-based Active and Reactive Control for Brushless Doubly-fed Wind Power Generation System	848
<i>Qi Wang, Xiaohu Chen, Yanchao Ji</i>	
Effects of PV Grid-Connected System Location on a Distribution System	852
<i>N. Srisaen, A. Sangswang</i>	
The Calculation of the Voltage Distribution in Transformer Windings under VFTO Based on FDTD Method	856
<i>Zhang Zhongyuan, Gao Shuguo, Lu Fangcheng, Liu Yunpeng</i>	

Table of Contents

A High Frequency Circuit Model for Current Transformer Based on the Scattering Parameter	860
<i>Zhang Zhongyuan, Lu Fangcheng, Chen Yutong</i>	
High Level Synthesis with Multiple supply Voltages for Energy and Combined Peak Power Minimization	864
<i>Jinian Bian, Zhipeng Liu, Yunfeng Wang, Kang Zhao, Zhen Zhao</i>	
Peak Power Minimization through Power Management Scheduling.....	868
<i>Shih-Hsu Huang, Chun-Hua Cheng, Chung-Hsin Chiang, Chia-Ming Chang</i>	
Development of a CMOS Imaging Device for Functional Imaging Inside the Mouse Brain	872
<i>David C. Ng, Takashi Tokuda, Takuma Nakagawa, Hideki Tamura, Masahiro Nunoshita, Yasuyuki Ishikawa, Sadao Shiosaka, Jun Ohta</i>	
Stability and Compensation Technique for a CMOS Amperometric Potentiostat Circuit for Redox Sensors	876
<i>S. M. Rezaul Hasan</i>	
A Linear LDO Regulator with Modified NMCF Frequency Compensation Independent of Off-chip Capacitor and ESR.....	880
<i>Chua-Chin Wang, Chi-Chun Huang, Tzung-Je Lee, U Fat Chio</i>	
Endothelial Cell Image Enhancement using Decimation-Free Directional Filter Banks	884
<i>M. Aurangzeb Khan, M. Khalid Khan, Mohammad A. U. Khan, Sungyoung Lee</i>	
Testing the Quality of Magnetic Gradient Fields for Studying Self-Diffusion Processes in Biological Specimens by Magnetic Resonance Methods	888
<i>Eva Gescheidtova, Radek Kubasek, Karel Bartusek</i>	
Current-mode Universal Filter with Four Inputs and One Output using CDTAs	892
<i>Teerasilapa Dumawipata, Worapong Tangsrirat, Wanlop Surakampontorn</i>	
Current-mode Active-only Universal Filter	896
<i>Pipat Prommee, Montree Kumngern, Kobchai Dejhan</i>	
Independent Tunable-Q Current-mode OTA-C Universal Filter	900
<i>Pipat Prommee, Montri Somdunyakanok, Kobchai Dejhan</i>	
Oscillation-based Test Method for Continuous-time OTA-C Filters	904
<i>Masood-ul-Hasan, Yichuang Sun</i>	
Synthesis of Delay Equalized Time-Varying Butterworth Filters	908
<i>Roman Kaszynski, Jacek Piskorowski</i>	
Multirate Filters: An Overview	912
<i>Tapio Saramäki, Robert Bregovi, Ljiljana Mili</i>	
Stepped Triangular CIC Filter for Rational Sample Rate Conversion	916
<i>Gordana Jovanovic Dolecek, Sanjit K. Mitra</i>	
A Novel Systematic Approach for Synthesizing	
Multiplication-Free Highly-Selective FIR Half-Band Decimators and Interpolators	920
<i>Tapio Saramaki, Juha Yli-Kaakinen</i>	
Implementation of Polyphase Decomposed FIR Filters for Interpolation and Decimation Using Multiple Constant Multiplication Techniques	924
<i>Oscar Gustafsson, Kenny Johansson, Hakan Johansson, Lars Wanhammar</i>	
On the Design of Cosine-Modulated Filter Banks Using Recurrent Frequency-Response Masking	928
<i>Luiz C. R. de Barcellos, Paulo S. R. Diniz, Sergio L. Netto</i>	
The Dyadic Curvelet Transform for Multiscale Topological Complex Networks	932
<i>Marjan Sedighi Anaraki, Kaoru Hirota, Hajime Nobuhara</i>	
Subword Parallel Architecture for Connected Component Labeling and Morphological Operations.....	936
<i>Wei-Kai Chan, Shao-Yi Chien</i>	

Table of Contents

Markov Chain Monte Carlo Super-resolution Image Reconstruction With Artifacts Suppression	940
<i>Jing Tian, Kai-Kuang Ma</i>	
An FPGA-Based Region-Growing Video Segmentation System with Boundary-Scan-Only LSI Architecture	944
<i>Takashi Morimoto, Hidekazu Adachi, Kousuke Yamaoka, Kazutoshi Awane, Tetsushi Koide, Hans Jürgen Mattausch</i>	
A One-Dimensional Technique for Embedding Data in A JPEG Color Image	948
<i>Kaliappan Gopalan</i>	
Techniques of Power-gating to Kill Sub-Threshold Leakage	952
<i>Changbo Long, Jinjun Xiong, Yongpan Liu</i>	
Accurate and Fast Estimation of Junction Band-to-Band Leakage in Nanometer-Scale MOSFET	956
<i>Hong Luo, Huazhong Yang, Rong Luo</i>	
Leakage Optimized DECAP Design for FPGAs	960
<i>Balaji Vaidyanathan, Suresh Srinivasan, Yuan Xie, Narayanan Vijaykrishnan, Luo Rong</i>	
Fine-grain Sleep Transistor Placement Considering Leakage Feedback Gate	964
<i>Yu Wang, Hui Wang, Huazhong Yang</i>	
A New Thermal-Conscious System-Level Methodology for Energy-Efficient Processor Voltage Selection.....	968
<i>Yongpan Liu, Yu Wang, Feng Zhang, Rong Luo, Hui Wang</i>	
Jointly Optimized Modulated-Transmitter and Receiver FIR MIMO Filters	972
<i>Guilherme Pinto, Paulo S. R. Diniz, Are Hjørungnes</i>	
Comparison of Filter Bank Based Multicarrier Systems with OFDM.....	976
<i>Dirk S. Waldhauser, Leonardo G. Baltar, Josef A. Nossek</i>	
Nonlinear and Decision-Oriented Signal Processing for OFDM-Based Wireless Communications	980
<i>Byung Moo Lee, Rui J. P. de Figueiredo</i>	
A Real-Time Digital Baseband Channel Emulation System for OFDM Communications	984
<i>Chih-Cheng Fu, To-Ping Wang, Kang-Chuan Chang, Chung-Hao Liao, Tzi-Dar Chiueh</i>	
Synchronization Issues in OFDM Systems	988
<i>Hao Zhou, Amaresh V. Malipatil, Yih-Fang Huang</i>	
Footstep Recognition with Psycho-acoustics Parameter.....	992
<i>Akitoshi ITAI, Hiroshi YASUKAWA</i>	
A Robust Anti-collusion Coding in Digital Fingerprinting System.....	996
<i>Jie Yang, Xiaoxia Xu</i>	
Automatic Detection and Segmentation of Text in Low Quality Thai Sign Images.....	1000
<i>Wittaya Jirattitichareon, Thanarat H. Chalidabhongse</i>	
Real-Time Implementation of a Particle Filter with Integrated Voice Activity Detector for Acoustic Speaker Tracking.....	1004
<i>Anders M. Johansson, Eric A. Lehmann, Sven Nordholm</i>	
Early Detection on the Condition of Pancreas Organ as the Cause of Diabetes Mellitus by Real Time Iris Image Processing	1008
<i>Adhi Dharma Wibawa, Mauridhi Hery Purnomo</i>	
On Finding a Solution in the Core of a Multicommodity Flow Game on a Spider	1011
<i>Toshinori Yamada, Kazuhiko Karasawa</i>	
Sequence-Pair Based Compaction under Equi-Length Constraint.....	1015
<i>Keiji Kida, Takehiko Matsuo, Tetsuya Tashiro, Shigetoshi Nakatake</i>	
Realizability of Score Sequence Pair of an (r₁₁, r₁₂, r₂₂)-Tournament.....	1019
<i>Takahiro Watanabe, Takeshi Yoshimura, Masaya Takahashi</i>	

Table of Contents

Kernel Extraction for Watermarking Combinational Logic Networks.....	1023
<i>Aijiao Cui, Chip-Hong Chang</i>	
Wavelet Packet Decomposition-Based Fuzzy Clustering Algorithm for Gene Expression Data.....	1027
<i>Guangzhao Cui, Xianghong Cao, Yanfeng Wang, Lingzhi Cao, Buyi Huang, Cunxiang Yang</i>	
An Active-RC Complex Filter with Mixed Signal Tuning System for Low-IF Receiver.....	1031
<i>Dingkun Du, Yongming Li, Zhihua Wang, Seeteck Tan</i>	
Generalized Bandpass Sampling with Complex FIR Filtering.....	1035
<i>Yi-Ran Sun, Svante Signell</i>	
A 0.18-μm CMOS Receiver with Decision-feedback Equalization for Backplane Applications.....	1039
<i>Miao Li, Tad Kwasniewski, Shoujun Wang</i>	
The Analysis of Phase-jitter Variance in the Third-order CPPLL Frequency Synthesizer.....	1043
<i>Chia-Yu Yao, Chun-Te Hsu, Chin-Chih Yeh</i>	
An Efficient Realization of the Decision Feedback Equalizer using Block Floating Point Arithmetic	1047
<i>Rafiahamed Shaik, Mrityunjay Chakraborty</i>	
Frequency Transformations of IIR Filters with Filter Bank Applications.....	1051
<i>Ljiljana Mili, Sanja Damjanovi, Marko Nikoli</i>	
Adjustable Fractional-Delay FIR Filters Using the Farrow Structure and Multirate Techniques.....	1055
<i>Hakan Johansson, Oscar Gustafsson, Kenny Johansson, Lars Wanhammar</i>	
Parallelisation of Digital Signal Processing in Uniform and Reconfigurable Filter Banks for Satellite Communications	1059
<i>Heinz G. Gockler, Alexandra Groth, Mohammed N. Abdulazim</i>	
Design of Real and Complex Linear-Phase IIR Modified QMF Banks	1063
<i>Alfonso Fernandez-Vazquez, Gordana Jovanovic-Dolecek</i>	
A Determination Method for Initial Values of Coplanar Camera Calibration Parameters	1067
<i>Kaset Sirisantisamrid, Takenobu Matsuura, Kitti Tirasesth</i>	
Implementation of an AMBA-Compliant IP for H.264 Transform and Quantization.....	1071
<i>Seonyoung Lee, Kyeongsoon Cho</i>	
VSIP : Implementation of Video Specific Instruction-set Processor.....	1075
<i>Sung D. Kim, Choong J. Hyun, Myung H. Sunwoo</i>	
An Implementation of H.264 Intra Predictor Based on Sub-sampling	1079
<i>Kisub Lee, Hyoungjoon Kim, Byoungjo Choi, Joonghwee Cho</i>	
SoC Design of Speaker Connection System by Efficient Cosimulation	1083
<i>Moonyin Song, Yunmo Chung</i>	
On the Configurable Multiprocessor SoC Platform with Crossbar Switch	1087
<i>Byung-Joo Hong, Koon-Shik Cho, Seung-Hyun Kang, Suk-Yoon Lee, Jun-Dong Cho</i>	
DFM-aware Routing for Yield Enhancement	1091
<i>Xianlong Hong, Yici Cai, Hailong Yao, Duo Li</i>	
A Spectral Stochastic Collocation Method for Capacitance Extraction of Interconnects with Process Variations	1095
<i>Hengliang Zhu, Xuan Zeng, Wei Cai, Dian Zhou</i>	
Three DFM Challenges: Random Defects, Thickness Variation, and Printability Variation.....	1099
<i>Charles Chiang, Jamil Kawa</i>	
A Hitchhiker's Guide to the DFM Universe	1103
<i>Vijay Pitchumani</i>	

Table of Contents

Prospects and Challenges of Handling Power Bus Modeling and Supply Noise in Package-Chip Codesign Approach	1107
<i>Pervez Khaled, Masud H. Chowdhury</i>	
A Low-power 4-T SAM Design for OFDM Demodulators in DVB Receiversers	1112
<i>Chua-Chin Wang, Gang-Neng Sung, Ming-Kai Chang, Ching-Li Lee, Cheng-Mu Wu, Ju-Ya Chen</i>	
Pipelined Parallel Architectures for High Throughput Turbo Decoding	1116
<i>Xizhong Lou, Yanmin Chen</i>	
Linear Adaptive Blind Equalizers of Non Linear SIMO FIR Channels	1120
<i>K. Deergha Rao</i>	
Design of a Dynamic PCM Selector for Non-deterministic Environment	1124
<i>Liang-Bi Chen, Ing-Jer Huang, Yuan-Long Jeang</i>	
FPGA-Based Design of a Pulsed-OFDM System	1128
<i>Kai-Chuan Chang, Gerald E. Sobelman</i>	
Edge Detection on the Bayer Pattern	1132
<i>Chia-Hsiung Chen, Sao-Jie Chen, Pei-Yung Hsiao</i>	
License Plate Localization of Moving Vehicles in Complex Scene	1136
<i>Thanarat H. Chalidabhongs, Preemon Rattanathammawat</i>	
Study of Real-Time Detecting System for Driver's Safety	1140
<i>Zhang Qingnian, Zhou Zhizhong, Yin Daquan, Yang Jie</i>	
Feature Point Tracking for Car Speed Measurement	1144
<i>Shisong Zhu, Toshio Koga</i>	
Video Vehicle Detection Algorithm based on Virtual-Line Group	1148
<i>Liu Anan, Yang Zhaoxuan, Li Jintao</i>	
New Reconfiguration Algorithm for Degradable VLSI Arrays.....	1152
<i>Wu Jigang, Thambipillai Srikanthan, Xiaodong Wang</i>	
Automatic Identification of Custom Functions for Embedded Processors with MIMO Extensions.....	1156
<i>Xiaoyong Chen, Douglas L. Maskell, Yang Sun</i>	
A Clustering ILP Model for Fast Instruction Selection in Embedded Applied Specific Processor Design	1160
<i>Kang Zhao, Jinian Bian</i>	
Optically Reconfigurable Gate Arrays vs. ASICs.....	1164
<i>Minoru Watanabe, Fuminori Kobayashi</i>	
A Reconfigurable Multi-Modulus Modulo Multiplier	1168
<i>Shibu Menon, Chip-Hong Chang</i>	
A Reconfigurable Sigmoid/Gaussian/Triangular Basis Functions Computation Circuit.....	1172
<i>Muhammad Taher Abuelma'ati, Abdullah Shwehneh</i>	
Matrix Inversion on Reconfigurable Hardware using Binary-coded z-path CORDIC.....	1176
<i>Luo Jianwen, Jong Ching Chuen</i>	
A New Choice of Influence Function for Robust Multiuser Detection in Non-Gaussian Channels	1180
<i>K. Deergha Rao, T. Anil Kumar</i>	
A Combined Residual Frequency and Sampling Clock Offset Estimation for OFDM Systems.....	1184
<i>Wang Dan, Hu Ai qun</i>	
MPOE Based Prefiltering and MRT Beamforming for DS-CDMA Systems	1188
<i>G. Kannan, Mohit Garg, S.N. Merchant, U.B. Desai</i>	
Interference Suppression in DS-SS Systems with Modified Discrete Fourier Transform	1192
<i>Yongmei Wei, Guoan Bi</i>	

Table of Contents

Even-order Distortion Rejection Technique for Self-homodyne OFDM Systems	1196
<i>Jun Seok Yang, Yongsup Kim, Austin S. Kim</i>	
Hardware Architecture of Improved Tomlinson-Harashima Precoding for Downlink MC-CDMA.....	1200
<i>Kuang-Hao Lin, Hsin-Lei Lin, Robert C. Chang, Ching-Fen Wu</i>	
Maximum Likelihood Timing and Carrier Frequency Offset Estimation for OFDM systems with Periodic Preambles	1204
<i>Hung Dau Hsieh, Wen Rong Wu</i>	
Inverse Tangent Based Adaptive IIR Notch Filter	1208
<i>J. Koseeyaporn, P. Wardkein, R. Punchalard</i>	
Multi-Standard Delta-Sigma Decimation Filter Design	1212
<i>Ze Tao, Svante Signell</i>	
A Closed Form Solution to L2-Sensitivity Minimization of Second-Order Digital Filters Subject to L2-Scaling Constraints.....	1216
<i>Shunsuke Koshita, Masahide Abe, Masayuki Kawamata</i>	
Fully-multiplexed First-order 3D IIR Frequency-Planar Filter Module.....	1224
<i>Arjuna Madanayake, Len. T. Bruton</i>	
On the Properties And Design of Stable IIR Transfer Functions Generated Using Fibonacci Numbers	1228
<i>C. S. Gargour, V. Ramachandran, Ravi P. Ramachandran</i>	
Multirate Filter Bank-based Conversion of Image Resolution	1232
<i>Fumio Itami, Eiji Watanabe, Akinori Nishihara</i>	
Enhanced Partial Distortion Sorting Fast Motion Estimation Algorithm for Low-Power Applications	1236
<i>Yang Song, Takeshi Ikenaga, Satoshi Goto, Zhenyu Liu</i>	
Multiple-Symbol Parallel CAVLC Decoder for H.264/AVC	1240
<i>Ya-Nan Wen, Guan-Lin Wu, Sao-Jie Chen, Yu-Hen Hu</i>	
A Memory Bandwidth Optimized Interpolator for Motion Compensation in the H.264 Video Decoding.....	1244
<i>Tzu-Yun Kuo, Yu-Kun Lin, Tian-Sheuan Chang</i>	
A Fast Algorithm and Its Architecture for Motion Estimation in MPEG-4 AVC/H.264 Video Coding.....	1248
<i>Chia-Chun Lin, Yu-Kun Lin, Tian-Sheuan Chang</i>	
Priority-Based Normalized Partial Distortion Search Algorithm for Fast Motion Estimation	1252
<i>Chao-Cing Yang, Gwo-Long Li, Mei-Juan Chen</i>	
A Subsample-based Motion Estimation for Quality-Stationary Video Coding.....	1256
<i>Meng-Chun Lin, Lan-Rong Dung, Hsuan-Po Lin</i>	
A High Throughput and Data Reuse Architecture for H.264/AVC Deblocking Filter	1260
<i>Yi-Chih Chao, Ji-Kun Lin, Jar-Ferr Yang, Bin-Da Liu</i>	
GA-Based Assignment of Supply and Threshold Voltages and Interconnection Simplification for Low Power VLSI Design.....	1264
<i>Waidyasoorya Hasitha Muthumala, Masanori Hariyama, Michitaka Kameyama</i>	
The Multiple Point Global Lanczos Method for MIMO Interconnect Model-Order Reductions.....	1268
<i>Ming-Hong Lai, Chia-Chi Chu, Wu-Shiung Feng</i>	
Low-Power Bus Transform Coding for Multilevel Signals.....	1272
<i>Fakhrul Zaman Rokhani, Gerald E. Sobelman</i>	
Width and Timing-Constrained Wire Sizing for Critical Area Minimization	1276
<i>Jin-Tai Yan, Bo-Yi Chiang, Shi-Qin Huang</i>	
Optimizing Interconnect for Performance in Standard Cell Library	1280
<i>Dharin Shah, Kothamasu Siva, G. Girishankar, N. S. Nagaraj</i>	

Table of Contents

Propagation Delay Minimization on RLC-Based Bus with Repeater Insertion.....	1285
<i>Chia-Chun Tsai, Jan-Ou Wu, Trong-Yen Lee, Rong-Shue Hsiao</i>	
Optimal Network Analysis in Hierarchical Power Quad-Grids	1289
<i>Jin-Tai Yan, Zhi-Wei Chen, Chia-Wei Wu, Ming-Yuen Wu</i>	
A Low-Power Technique Based on Charge Injection	
and Current-Saving Methods for Match-Line Sensing in Content-Addressable Memories	1293
<i>Jianwei Zhang, Yizheng Ye, Binda Liu</i>	
Unified Data/Instruction Cache with Hierarchical Multi-Port Architecture and Hidden Precharge	
Pipeline	1297
<i>K. Johguchi, Z. Zhu, H. J. Mattausch, T. Koide, T. Hironaka, K. Tanigawa</i>	
Low Power Pre-Comparison Scheme for NOR-Type 10T Content Addressable Memory	1301
<i>Po-Tsang Huang, Wei-Keng Chang, Wei Hwang</i>	
Multiple-valued SRAM with FG-MOSFETs.....	1305
<i>Hiroyasu Kondou, Sumio Fukai, Yohei Ishikawa</i>	
Fully Parallel Associative Memory Architecture with Mixed Digital-Analog Match Circuit for Nearest	
Euclidean Distance Search	1309
<i>Anwarul Abedin, Yuki Tanaka, Ali Ahmadi, Tetsushi Koide, Hans Juergen Mattausch</i>	
An Automatic Cache Generator Based on Content-Addressable Memory	1313
<i>Shen-Fu Hsiao, Sze-Yun Lin, Tze-Chorng Cheng, Ming-Yu Tsai</i>	
Memory-Efficient Accelerating Schedule for LDPC Decoder	1317
<i>Kazunori Shimizu, Nozomu Togawa, Takeshi Ikenaga, Satoshi Goto</i>	
WLAN Location Determination Systems	1321
<i>Soontorn Chantanetra, Manas Sangworasilp, Pattarapong Phasukkit</i>	
Design of AND and NAND Logic Gate Using NDRBASED Circuit Suitable for CMOS Process	1325
<i>Dong-Shong Liang ,Cheng-Chi Tai, Kwang-Jow Gan, Cher-Shiung Tsai ,Yaw-Hwang Chen</i>	
On an Efficient Closed Form Expression to Estimate the Crosstalk Noise in the Circuit with Multiple	
Wires	1329
<i>Po-Hao Chang, Jia-Ming Chen, Chao-Ying Shen</i>	
Applications of the Superposition Theorem to Nonlinear Resistive Circuits	1333
<i>Rongde Lu, An Lu</i>	
New Criteria Enhancing Robustness and Efficiency of Solving Systems of Circuit Equations.....	1337
<i>Josef Dobe</i>	
Phase Hits Insensitive CSRO	1342
<i>Ulrich L. Rohde, Ajay K. Poddar</i>	
Design of Interconnected Bus for Low Power Based on Boolean Process	1346
<i>Donghai Li, Guangsheng Ma, Gang Feng</i>	
Power Analysis for the MOS AC/DC Rectifier of Passive RFID Transponders	1350
<i>Changming Ma, Chun Zhang, Zhihua Wang</i>	
Reliability Improvement of a Distribution System Using PV Grid Connected System with Tie Switch	1354
<i>P. Sritakaew, A. Sangswang</i>	
FACTS Devices Applications on Power System to Improve the Angle Stability	1358
<i>Cuong Vu The, Khanh La Minh, Tuan Tran Quoc, Nguyen Boi Khue, Lam Du Son</i>	
Generalized Steady-State Analysis on Developed Series of Cascade Boost Converters	1364
<i>Miao Zhu, Fang Lin Luo</i>	
Implementation of a Symbolic Circuit Simulator for Topological Network Analysis.....	1368
<i>Weiwei Chen, Guoyong Shi</i>	

Table of Contents

Controllability Gramian for Optimal Placement of Power System Stabilizers in Power Systems	1373
<i>Dang Toan Nguyen, Didier Georges</i>	
Load Share Controller IC and Its Control Strategy Design	1379
<i>Zhang Danyan, Wu Xiaobo, Zhao Menglian, Chen Hai, Yan Xiaolang</i>	
Novel High Speed and Low Power Single and Double Edge-Triggered Flip-Flops	1383
<i>Fatemeh Aezinia, Sara Najafzadeh, Ali Afzali-Kusha</i>	
New Methods for QDDFS with Millions' Compression Ratio	1387
<i>Zhao Zhanfeng, Zhou Zhiqian, Yu Haiyan</i>	
The Inverse Matrix for the Conversion Between Standard and Normal Bases	1391
<i>Ming-Haw Jing, Jyun-Min Wang, Zih-Heng Chen, Yan-Haw Chen</i>	
Optimum Supply and Threshold Voltages and Transistor Sizing Effects on Low Power SOI Circuit Design	1394
<i>M. Emadi, A. Jafargholi, H. Sargazi Moghadam, M. M. Nayebi</i>	
Design of Dynamically Assignable TAM Width for Testing Core-Based SOCs.....	1399
<i>Jiann-Chyi Rau, Chien-Shiun Chen, Po-Han Wu</i>	
A Novel Low Power NOR gate in SOI CMOS Technology.....	1403
<i>Fatemeh Aezinia, Behjat Forouzandeh</i>	
Circuit Area-latency Optimization Technique for High-precision Elementary Functions	1406
<i>Koji Hashimoto, Vasily G. Moshnyaga, Kazuaki Murakami</i>	
High-Level Synthesis for Self-Timed Systems.....	1410
<i>Jung-Lin Yang, Hsu-Ching Tien, Chia-Ming Hsu, Sung-Min Lin</i>	
Generation of Fixed Polarity Arithmetic Spectra for Ternary Functions	1414
<i>Cicilia C. Lozano, Bogdan J. Falkowski</i>	
Efficient Implementation of AES IP	1418
<i>Yu-Jung Huang, Yang-Shih Lin, Kuang-Yu Hung, Kuo-Chen Lin</i>	
Impacts of Inductance on the Figures of Merit to Optimize Global Interconnect	1422
<i>Abinash Roy, Masud H. Chowdhury</i>	
Optical Interconnect Technology	1426
<i>Geetanjali Kshirsagar, Masud H Chowdhury</i>	
Low Power Combinational Multipliers using Data-driven Signal Gating.....	1430
<i>Nima Honarmand, Ali Afzali-Kusha</i>	
Synthesis of Finite State Machines for Low Power and Testability	1434
<i>Saurabh Chaudhury, Santanu Chattopadhyay, J. Srinivasa Rao</i>	
An Efficient Self-Transposing Memory Structure for 32-bit Video Processors.....	1438
<i>Mahdi Nazm Bojnordi, Naser Sedaghati-Mokhtari, Omid Fatemi, Mahmoud Reza Hashemi</i>	
Highly Linear and Efficient AlGaAs/GaAs HBT Power Amplifier with Integrated Linearizer	1442
<i>Mrunal A. K. Makarand Shirasgaonkar, Rajendra Patrikar</i>	
A Fast Bit-Interleaving RSA Cryptosystem Based on Radix-4 Cellular-Array Modular Multiplier.....	1446
<i>Jin-Hua Hong, Bin-Yan Tsai</i>	
A 1V 2.4GHz Down Conversion Folded Mixer	1450
<i>Ro-Min Weng, Jing-Chyi Wang, Hung-Che Wei</i>	
Analysis and Design of High Performance, Low Power Multiple Ports Register Files	1453
<i>Ting-Sheng Jau, Wei-Bin Yang, Chung-Yu Chang</i>	
Modeling a Digital Hearing Instrument for Developing and Evaluating Adaptive Feedback Cancellation Algorithms.....	1457
<i>Jingbo Yang</i>	

Table of Contents

On-Chip Supply Voltage Measurement Technique	1461
<i>Ma Fan Yung</i>	
A Compact Equivalent Circuit Model of HVLD MOS and Application in HIVC Design	1465
<i>Shan Gao, Junning Chen, Daoming Ke, Xiulong Wu</i>	
The Setup of Artificial Neural Network Model for Estimating the Insulator Pollution Degree	1469
<i>Lu Fangcheng, Zhang Zhongyuan, Huang Bin, Zhang Jianxing</i>	
Low-Power Exponential V-I Converter Using Composite PMOS Transistors	1473
<i>Ro-Min Weng, Xie-Ren Hsu</i>	
Five-State Logic Using MOS-HBT-NDR Circuit by Standard SiGe BiCMOS Process	1476
<i>Kwang-Jow Gan, Dong-Shong Liang, Cher-Shiung Tsai, Yaw-Hwang Chen, Chun-Ming Wen</i>	
Simplification of Exclusive-or Sum-of-Products Expressions Through Function Transformation	1480
<i>Takashi Hirayama, Masatoshi Takahashi, Yasuaki Nishitani</i>	
2PADCL: Two Phase drive Adiabatic Dynamic CMOS Logic	1484
<i>Yasuhiro Takahashi, Youhei Fukuta, Toshikazu Sekine, Michio Yokoyama</i>	
Stacked Active Loads For Low Power, High Speed GaAs Digital Circuits	1488
<i>Mrunal A.K., M.A. Shirasgaonkar, Rajendra Patrikar</i>	
Low Complexity Architecture for Multiplicative Inversion in GF(2^m)	1492
<i>Ming-Haw Jing, Jian-Hong Chen, Zih-Heng Chen, Yan-Haw Chen</i>	
An Area-Efficient Design for Modular Inversion in GF (2^m)	1496
Physics-based Modeling and Simulation of Dual Material Gate(DMG) LDMOS#	1500
<i>Yueua Dai, Yuan Hu, Qi Liu, Daoing Ke, Juning Chen</i>	
Low Power BDD-based Synthesis Using Dual Rail Static DCVSPG Logic	1504
<i>Gopal Paul, Sambhu N. Pradhan, Ajit Pal, Bhargab B. Bhattacharya</i>	
Analysis and Measurement of Cross Modulation Distortion in WCDMA Receivers	1508
<i>Saif Khan Mohammed, Naveen K. Yanduru</i>	
A High-Speed Low-Complexity VLSI SISO Architecture	1512
<i>M. Nabipoor, S. A. Khodaian, N. Sedaghati-Mokhtari, S. M. Fakhraie, S. H. Jamali</i>	
Frequency Synthesizer for Wireless Applications using TDTL	1516
<i>Abdulrahman Al-Humaidan, Saleh R. Al-Araji, Mahmoud Al-Qutayri</i>	
Adaptive ZCDPLL for Quadrature-Quadrature PSK Carrier Recovery	1520
<i>Qassim Nasir</i>	
Digital GFSK Carrier Synchronization	1523
<i>Dah-Chung Chang, Tsung-Hau Shiu</i>	
A Novel Neural Network GA-Optimized Controller for QoS Support in Wireless MACs	1527
<i>Zoha Pajouhi, Sied Mehdi Fakhraie</i>	
Performance Analysis of Successive Interference Cancellation in Multiuser CDMA over Flat Channels	1531
<i>Kok Ann Donny Teo, Shuichi Ohno</i>	
Reduced-Complexity Concurrent Systolic Implementation of the Discrete Sine Transform	1535
<i>P. K. Meher, A. P. Vinod and J. C. Patra, M. N. S. Swamy</i>	
Area/Delay Efficient Recoding Methods Parallel CORDIC Rotations	1539
<i>Tso-Bing Juang</i>	
Ultra Low Power Weak Inversion Current Steered Digital to Analog Converter	1543
<i>David Fitrio, Aleksandar Stojcevski, Jugdutt Singh</i>	
Low Power FIR Filter Realization using Minimal Difference Coefficients: Part I - Complexity Analysis.....	1547
<i>A. P. Vinod, Chip-Hong Chang, P. K. Meher, Ankita Singla</i>	

Table of Contents

Low Power FIR Filter Realization Using Minimal Difference Coefficients: Part II - Algorithm.....	1551
<i>A. P. Vinod, Chip-Hong Chang, P. K. Meher, Ankita Singla</i>	
A Comparison of Pipelined RAG-n and DA FPGAbased Multiplierless Filters.....	1555
<i>Uwe Meyer-Baese, Jiajia Chen, Chip Hong Chang, Andrew G. Dempster</i>	
A Fully Pipelined Multiplierless Architecture for 2D Convolution with Quadrant Symmetric Kernels.....	1559
<i>Ming Z. Zhang, Vijayan K. Asari</i>	
Constructing Better Partial Sums Based on Energy-Maximum Criterion for Fast Encoding of VQ	1563
<i>Zhibin Pan, Tadahiro Ohmi, Koji Kotani</i>	
A Self-Grouping and Table-Merging Algorithm for VLC-Based Video Decoding System.....	1567
<i>Shao-Ming Sun, Tsu-Ming Liu, Chen-Yi Lee</i>	
A Quick Scene Search with Constructed Mapped Charts for TV Sport Programs.....	1571
<i>Todsaporn Fuangrod, Amnach Khawne</i>	
Accelearation of Full-Search Algorithm on SIMD Architectures by Using Eight-Bit Partial Sums of Four Luminance Values	1575
<i>C. J. Duanmu</i>	
A Fast Hexagon-Based Search Algorithm on SIMD Architectures.....	1579
<i>C. J. Duanmu</i>	
Robust Scalable Video Transmission using Object-Oriented Unequal Loss Protection over Internet	1583
<i>Zhen Qiu, Takeshi Ikenaga, Satoshi Goto</i>	
The VLSI Design of Motion Adaptive De-interlacing with Horizontal and Vertical Motions Detection.....	1587
<i>Chung-chi Lin, Ming-hwa Sheu, Huann-keng Chiang, Chih-Jen Wei</i>	
A Novel Input Stage Based on DTMOS for Low-Voltage Low-Noise Operational Amplifier	1591
<i>ZhiYuan Li, MingYan Yu, JianGuo Ma</i>	
A Frequency Compensation Technique for Variable Output Low Dropout Regulators	1595
<i>Akira Yamazaki, Kouhei Yamada, Satoshi Sugahara</i>	
Design and Analysis of a VHF OTA-C Cell for Optimum Phase Response	1599
<i>Kshitij Yadav, Pradip Mandal</i>	
Separation of Individual Noise Sources from Compound Noise Measurements in Digital Circuits	1603
<i>Vivek P. Nigam, Masud H. Chowdhury, Roland Priemer</i>	
Model-Order Reduction Algorithm with Structure Preserving Techniques.....	1607
<i>Ming-Hong Lai, Chia-Chi Chu, Wu-Shiung Feng</i>	
Low-Power Crosstalk Avoidance Encoding for On-Chip Data Buses	1611
<i>Qingli Zhang, Jinxiang Wang, Yizheng Ye</i>	
Sensitivity Analysis of Uniform and Nonuniform Transmission Lines.....	1615
<i>Liang Guishu, Dong Huaying, Wang Yong, Zhang Zhongyuan, Lu Fangcheng</i>	
Operation Scheduling for False Loop Free Circuits.....	1619
<i>Shih-Hsu Huang, Chun-Hua Cheng</i>	
Fixed Polarity Arithmetic Expansions Calculation from Disjoint Cubes Representation of Ternary Functions	1623
<i>Cicilia C. Lozano, Bogdan J. Falkowski</i>	
Disjoint Cubes Generation Algorithm for Multiple-Valued Functions	1627
<i>Bogdan J. Falkowski, Cicilia C. Lozano, Susanto Rahardja</i>	
Efficient Pass-Transistor-Logic Synthesis for Sequential Circuits.....	1631
<i>Shen-Fu Hsiao, Ming-Yu Tsai, Chia-Sheng Wen</i>	
Variational Circuit Simulator based on a Unified Methodology using Arithmetic over Taylor Polynomials.....	1635
<i>Qiang Zhou, Yi Zou, Yici Cai, Xianlong Hong</i>	

Table of Contents

A Method for the Correction of N-Ports Scattering Parameters Measurement	1639
<i>Baishan Zhao, Yi-Sheng Zhu</i>	
Fast Conversion for Large Canonical OR-Coincidence Functions	1643
<i>M. Yang, L. Wang, A.E.A. Almaini</i>	
A Simple Synthesis Technique of PWM Signal.....	1647
<i>Wasu Phanphaisarn, Sukkharak Saechia</i>	
Real-Time Image Stabilization for Digital Video Cameras.....	1651
<i>Wen-Chung Kao, Shou-Hung Chen, Pei-Yung Hsiao</i>	
Unified Signed-Digit Number Adder for RSA and ECC Public-key Cryptosystems.....	1655
<i>Yi Wang, Douglas L. Maskell, Jussipekka Leiwo, Thambipillai Srikanthan</i>	
An Efficient Algorithm for DPA-resistant RSA	1659
<i>Yi Wang, Jussipekka Leiwo, Thambipillai Srikanthan, Luo Jianwen</i>	
A 1.6GHz Downconverter Mixer in 0.25μm CMOS	1663
<i>F. J. Antunes, T. C. Pimenta, R. L. Moreno</i>	
Translinear Loop Principle and Identification of the Translinear Loops	1667
<i>Cheng Yuhua, Wu Xiaobo, Yan Xiaolang</i>	
A 12-bit CMOS Current Steering D/A Converter for Embedded Systems	1671
<i>Jesús Ruiz-Amaya, Manuel Delgado-Restituto, Juan F. Fernández-Bootello, Davide Brandano, Rafael Castro-López, José M. de la Rosa</i>	
An FPGA Implementation of Array LDPC Decoder.....	1675
<i>Jin Sha, Minglun Gao, Zhongjin Zhang, Li Li, Zhongfeng Wang</i>	
A 2.4-GHz CMOS Tunable Image-Rejection Low-Noise Amplifier with Active Inductor	1679
<i>Ler Chun Lee, Abu Khari bin A'ain, Albert Victor Kordesch</i>	
A Real-time Boat Surveillance System Using GPRS	1683
<i>Yang Jie, Zhou Changzheng, Zhang Qingnian, Zhou Zhizhong</i>	
Non-Data Aided SBIB Receiver.....	1687
<i>Tsui-Tsai Lin</i>	
Single Amplifier Sigma Delta Modulator With Input Feedforward	1691
<i>Xiaolong Yuan, Svante Signell, Xiaobo Wu</i>	
A Tunable Ultra-Wideband Pulse Generator Using a Variable Edge-Rate Signal.....	1695
<i>Erick Maxwell, Thomas Weller, Jeffrey Harrow</i>	
Design and VLSI Architecture of a Channel Equalizer Based on Adaptive Modulation for IEEE 802.11a	1699
<i>Wei Zhong, Zhigang Mao</i>	
The Design of Anti-collision Mechanism of UHF RFID System based on CDMA.....	1703
<i>Ping Wang, Aiqun Hu, Wenjiang Pei</i>	
On The Realization of Active MURC Filter wth a Single Pole Amplifier.....	1709
<i>Sorapong Wachirarattanapornkul</i>	
Error Concealment Using Digital Watermarking	1713
<i>M. Jayalashini, S.N. Merchant, Uday B. Desai, G. Ajay, M. Aanchan, P. Srinath, J. Shashank</i>	
An Iterative Super-Resolution Reconstruction of Image Sequences using Fast Affine Block-Based Registration with BTV Regularization	1717
<i>V. Patanavijit, S. Jitapunkul</i>	
Power Consumption in Handheld Computers	1721
<i>Assim Sagahyroon</i>	
From Software to Hardware - A Novel TLM Auto-Generating Method.....	1725
<i>Liang Zhu, Jinian Bian</i>	

Table of Contents

Improved Robust Multiuser Detection in Non-Gaussian Channels Using a New M-Estimator and Spatiotemporal Chaotic Spreading Sequences.....	1729
<i>K. Deergha Rao, B.V.S.S.N. Raju</i>	
Generation of Panoramic Image from Aerial Video utilizing JP2K Wavelet for River Surveillance.....	1733
<i>Masahiro Iwahashi, Sakol Udomsiri, Jyun Watanabe, Sinji Fukuma</i>	
A Harmonic Reduction Scheme in SPWM.....	1737
<i>Hirak Patangia, Dennis Gregory</i>	
Water Level Detection for River Surveillance utilizing JP2K Wavelet Transform.....	1741
<i>Masahiro Iwahashi, Sakol Udomsiri, Yuji Imai, Sinji Fukuma</i>	
Dual Mode Architecture for Deblocking Filtering in H.264/AVC Video Coding	1745
<i>Mahdi Nazm Bojnordi, Omid Fatemi, Mahmoud Reza Hashemi</i>	
Efficient Hardware Implementation for H.264/AVC Motion Estimation	1749
<i>Mahdi Nazm Bojnordi, Mehdi Semsarzadeh, Mahmoud Reza Hashemi, Omid Fatemi</i>	
Design and Implementation of a 2-level FSK Digital Modems Using CORDIC Algorithm.....	1753
<i>Xiaoxin Cui, Dunshan Yu, Shimin Sheng, Xiaole Cui</i>	
Power Management in Circuits Design.....	1757
<i>Tianchi Yang, Liang Jin, Juan Chen</i>	
A Novel Structure of Conjunction Decision Feedback Equalizer for Nonlinear Channels.....	1760
<i>Haiquan Zhao, Mingyuan Xie, Xiangping Zeng</i>	
Development of a Long-Distance Delay Profile Measuring Equipment for Single Frequency Networks.....	1764
<i>Kazuhiko Kitayama, Kazuhisa Haeiwa, Yoshinori Kawana, Yutaka Morii</i>	
A Novel Method for Systematic Error Prediction of CMOS Folding and Interpolating ADC	1768
<i>Masoud Babaie, Hamid Movahedian, Mehrdad Sharif Bakhtiar</i>	
Low Voltage Analogue Multiplier	1772
<i>Saurabh Singh, K. Radhakrishna Rao</i>	
A Low-power Tunable Bandpass Amplifier for RF Applications	1776
<i>Kun-Yi Lin, Ro-Min Weng</i>	
LOW VOLTAGE HIGH-PERFORMANCE CLASS-AB FGMOS BUFFER	1779
<i>Kornika Moolpho, Jitkasame Ngarmnil</i>	
Electrocardiogram Analysis with Adaptive Feature Selection and Support Vector Machines	1783
<i>Wen-Chung Kao, Chun-Kuo Yu, Chia-Ping Shen, Pei-Yung Hsiao, Wei-Hsin Chen</i>	
Optimizing High Speed Flip-Flop Using Genetic Algorithm	1787
<i>Fatemeh Aezinia, Ali Afzali-Kusha, Caro Lucas</i>	
Engery-Efficient Double-Edge Triggered Flip-Flop Design.....	1791
<i>Chua-Chin Wang, Gang-Neng Sung, Ming-Kai Chang, Ying-Yu Shen</i>	
0.9V 10GHz 71μW Static D Flip-flop by using FinFET Devices	1795
<i>Saihua Lin, Rong Luo, Huazhong Yang, Hui Wang</i>	
Another Look at the Sequential Multiplier over Normal Bases	1799
<i>Zih-Heng Chen, Ming-Haw Jing, Trieu-Kien Truong, Yaotsu Chang</i>	
A Multi-Context FPGA Using a Floating-Gate-MOS Functional Pass-Gate and Its CAD Environment	1803
<i>Masanori Hariyama, Michitaka Kameyama</i>	
Level Selection Based 4-PAM Transmitter for Chip to Chip Communication	1807
<i>Kang-Yu Chang, Zhi-Ming Lin</i>	
Research of Phase-Inversion Symmetric Modulation Based on DSB Communication System.....	1811
<i>Xiao Baojin, Xiao Yingzhe, Xiao Baowei</i>	

Table of Contents

Digital Audio Broadcasting System Modeling and Hardware Implementation.....	1814
<i>Nariman Moezzi-Madani, Hamed Holisaz, S. Mehdi Fakhraie</i>	
Rapid Acquisition of Ultra-Wideband Signals in Multipath Environments	1818
<i>Ahmad Saghaei, S. Mehdi Fakhraie</i>	
Digital Network Echo Cancellation Using Genetic Algorithm and Combined GA-LMS Method	1822
<i>Neda Kazemian Amiri, Seid Mehdi Fakhraie</i>	
Chua Circuit Based Reconfigurable Computing System	1826
<i>Mohammad Reza Jahan-Motlagh, Behnam Kia</i>	
Unscented Kalman Filter and Particle Filter for Chaotic Synchronization	1830
<i>Ajeesh P. Kurian, Sadasivan Puthusserpady</i>	
Exploiting Chaos for Computation	1835
<i>William L. Ditto, K. Murali, Sudeshna Sinha</i>	
Reconfigurable Logic Element using a Chaotic Circuit	1839
<i>K. Murali, Sudeshna Sinha, William L. Ditto</i>	
Exploiting Nonlinear Dynamics to Search for the Existence of Matches in a Database.....	1843
<i>Abraham Miliotis, William L. Ditto, Sudeshna Sinha</i>	
Codeblock-Based Concealment Scheme for JPEG2000 Images in Lossy Packet Networks	1847
<i>Khairul Munadi, Masaaki Fujiyoshi, Kiyoshi Nishikawa, Hitoshi Kiya</i>	
Progressive Technique for Rate Distortion Optimization in JPEG2000.....	1851
<i>Yi-Zhen Zhang, Chao Xu</i>	
4K SHD Real-Time Video Streaming System With JPEG 2000 Parallel Codec	1855
<i>Daisuke Shirai, Takahiro Yamaguchi, Takashi Shimizu, Takahiro Murooka, Tetsuro Fujii</i>	
Application of Multi-ported CAM for Parallel Coding.....	1859
<i>Takeshi Kumaki, Yutaka Kouno, Masakatsu Ishizaki, Tetsushi Koide, Hans Jurgen Mattausch</i>	
A Novel Hybrid Approach of Color Image Segmentation.....	1863
<i>Yangxing Liu, Takeshi Ikenaga, Satoshi Goto</i>	
On the Number of 3-D IC Floorplan Configurations and a Solution Perturbation Method with Good Convergence	1867
<i>Song Chen, Takeshi Yoshimura</i>	
Thermal Driven Module Placement Using Sequence-pair	1871
<i>Norihide Okada, Chikaaki Kodama, Takashi Sato, Kunihiro Fujiyoshi</i>	
Efficient Algorithms for Hardware/Software Partitioning to Minimize Hardware Area	1875
<i>Wu Jigang, Thambipillai Srikanthan</i>	
Global Interconnect Analysis and Optimization for Nanometer Scale VLSI.....	1879
<i>Lele Jiang, Junfa Mao</i>	
A Novel Hardware Architecture for Low Power and Rapid Testing of VLSI Circuits.....	1883
<i>Jiann-Chyi Rau, Po-Han Wu, Chia-Jung Liu</i>	
Reducing Noisy-Coefficient Problem in Non-Continuous Adaptive Feedback Canceller for Hearing Aids	1887
<i>Jingbo Yang</i>	
A Robust Correlation Method for Solving	
Permutation Problem in Frequency Domain Blind Source Separation of Speech Signals.....	1891
<i>V.G. Reju, Soo Ngee Koh, Yann Soon</i>	
Blind Determination of the Signal to Noise Ratio of Speech Signals Based on Estimation Combination of Multiple Features.....	1895
<i>Russell Ondusko, Matthew Marbach, Andrew McClellan, Mark C. Huggins, Brett Y. Smolenski</i>	

Table of Contents

Design of IP Media Server for Voice Conference Application.....	1899
<i>Qing Wang, Zhenbo Zhu, Yi Ge, Ling Shao</i>	
Implementation of MPEG-2 AAC on 16-bit Fixed-Point DSP	1903
<i>Hui Wang, Wenbin Xu, Xin Dong, Chuanzhen Li, Wenhua Yu</i>	
DWDM Demultiplexer Using Compound Optical Ring Resonator with Fiber Bragg Grating	1907
<i>Sommart Sang-Ngern, Athikom Roeksabutr</i>	
Optical Front-Ends for Low-Cost Laser-Based 10-Mbps Free-Space Optical Transceiver	1911
<i>Phanumas Khumsat, Noppadol Wattanapisit, Karel Kulhavey</i>	
A Standalone Printing USB Host Device Prototype.....	1915
<i>Peter K. K. Loh</i>	
Narrow-Band FM Multi-Tone FSK Modem: TMS320C6000 Based Testbed Implementation and Performance Analysis.....	1919
<i>Kandeepan Sithamparanathan, Yong Kang Wong</i>	
Genetic Algorithm based Approximants for Discrete Time Systems: A Computer-Aided Approach.....	1923
<i>Natthoo Lal Prajapati, Dinesh Chandra</i>	
A 2-D Systolic Array for High-Throughput Computation of 2-D Discrete Fourier Transform	1927
<i>P. K. Meher, J. C. Patra, A. P. Vinod</i>	
A Low-Power Reconfigurable Mixed-Radix FFT/IFFT Processor	1931
<i>Chi-Chen Lai, Wei Hwang</i>	
A Low Multiplier and Multiplication Costs 256-point FFT Implementation with Simplified Radix-24 SDF Architecture	1935
<i>Chih-Peng Fan, Mau-Shih Lee, Guo-An Su</i>	
A Grouped Fast Fourier Transform Algorithm Design For Selective Transformed Outputs.....	1939
<i>Chih-Peng Fan, Guo-An Su</i>	
A Discrete STFT Processor for Real-time Spectrum Analysis.....	1943
<i>Shiqun Zhang, Dunshan Yu, Shimin Sheng</i>	
A Low Cost/Low Power Chaos-based Transceiver Exploiting Ergodicity	1947
<i>Deyasini Majumdar, Winston Li, Henry Leung, Brent J. Maundy</i>	
Look-up Table Based Chaotic Encryption of Audio Files.....	1951
<i>K. Ganesan, R. Muthukumar, K. Murali</i>	
Design of A Low Power High Entropy Chaos-Based Truly Random Number Generator.....	1955
<i>Tong Zhou, Zhibo Zhou, Mingyan Yu, Yizheng Ye</i>	
A Current-Sampling-Mode Arbitrary Chaos Generator Circuit Using Pulse Modulation Approach Driven by Quantized Nonlinear Waveforms.....	1959
<i>Daisuke Atuti, Takashi Morie, Kazuyuki Aihara</i>	
Chaos Synchronization Using A Robust Sliding Mode Observer By Transmitting A Scalar Signal	1964
<i>Lixia Sun, Ping Qu, Yong Feng</i>	
A New Multiscale Line Detection Approach for Aerial Image with Complex Scene.....	1968
<i>Jing Wang, Takeshi Ikenaga, Satoshi Goto, Kazuo Kunieda, Makoto Iwata, Hirokazu Koizumi, Hideo Shimazu</i>	
An Image Compression Algorithm using Adaptive Warped Discrete Fourier Transform.....	1972
<i>Anamitra Makur, Manjunath Hosahalli Siddaiah, Zhiming Xu</i>	
A Display Order Oriented Scalable Video Decoder.....	1976
<i>Jia-Bin Huang, Yu-Kun Lin, Tian-Sheuan Chang</i>	
Implementation of Multipoint Video Conference in Software.....	1980
<i>Yang Jie, Shen Sun</i>	

Table of Contents

An Improved SVD-Based Watermarking Technique for Image and Document Authentication	1984
<i>Jagdish Chandra Patra, Wendy Soh, Ee Luang Ang, Pramod K. Meher</i>	
Study on Complex Behavior in Phase-Shifting Full-Bridge ZVS Converter.....	1988
<i>Xin-huai Chen, Yu-fei Zhou, Jun-ning Chen, Li-li Wang</i>	
Uncertainty Management for Estimation in Dynamical Systems.....	1992
<i>Hana Baili</i>	
Nonlinear STATCOM Controller using Passivity-Based Sliding Mode Control.....	1996
<i>Hung-Chi Tsai, Chia-Chi Chu</i>	
Frequency Interval Gramians based Model Reduction	2000
<i>Abdul Ghafoor, Victor Sreeram</i>	
Simultaneous Analysis of Capacitive Coupling and Leakage Noise in Nanometer Scale Circuits	2004
<i>Chuen M. Tan, Masud H. Chowdhury</i>	
A Simulink-to-FPGA Co-Design of Encryption Module.....	2008
<i>Xiaoying Li, Fuming Sun, Enhua Wu</i>	
Analytic Solution of Amplitude Controlled Digital Oscillator Using Multi-Time Variables Technique	2012
<i>R. PUNCHALARD, J. Koseeyaporn, P. Wardkein</i>	
Reduced-Dimension Single Data Set Detection Algorithms	2016
<i>Chin-Heng Lim</i>	
Efficient VLSI Design for RNS Reverse Converter Based on New Moduli Set (2n-1, 2n+1, 22n+1).....	2020
<i>Su-Hon Lin, Ming-Hwa Sheu, Jing-Shiun Lin, Wen-Tsai Sheu</i>	
Online Continues Vietnamese Handwritten Character Recognition Based on Microsoft Handwritten Character Recognition Library	2024
<i>Ngo Quoc Tao, Pham Van Hung</i>	