

PROCEEDINGS

10th IEEE Workshop on

SIGNAL PROPAGATION ON INTERCONNECTS

May 09-12, 2006

“Dorint Sofitel Schweizerhof Berlin” • Berlin • Germany

co-sponsored by

IEEE Components, Packaging and
Manufacturing Technology Society (CPMT)
Technical Committee on Electrical Design,
Modeling and Simulation (TC-EMDS)

and by

IEEE Computer Society
Test Technology Technical Council (TTTC)

IEEE Cat No: 06EX1412
ISBN 1-4244-0454-1

Table of Contents

Session 1: In Honor of John L. Prince

Application of the Conjugate Gradient Technique to Stripline Packaging Problems

Xing Wang¹, Zhaohui Zhu², Yi Cao¹, Steven L. Dvorak¹, John L. Prince¹

¹The University of Arizona, ²Intel Corporation, USA 17

Passive Rational Function Fitting of a Driving-Point Impedance from Its Real Part

Anne Woo, Andreas C. Cangellaris

University of Illinois at Urbana-Champaign, USA 21

Session 2: Interconnect Centric Design

Global Routing for Force Directed Placement

Ole Ohlendorf, Markus Olbrich, Erich Barke

Institute of Microelectronic Systems, University of Hannover, Germany 25

Analysis Based Reduction Using Sensitivity Analysis

Hans-Ulrich Armbruster, Uwe Feldmann, Martin Frerichs

Infineon Technologies AG, Germany 29

Statistical Variations of Interconnect Parasitics: Extraction and Circuit Simulation

Harald Kinzelbach

Infineon Technologies, Germany 33

Session 3: Power Ground Noise

Package Model for Efficient Simulation, Design, and Characterization of High Performance Electronic Systems

N. Pham, B. Mutnury, E. Matoglu, M. Cases, D. N. de Araujo

IBM Corporation, USA 39

The Impact of Leakage to the Power Supply Impedance of a Microprocessor

Ananda Sarangi, Greg Taylor

Intel Corporation, USA 43

Measurement of Worst-Case Power Delivery Noise on Chip under Operating Conditions

Isaac Kantorovich, Victor Drabkin, Chris Houghton, Jim St. Laurent

Intel, USA 47

Modeling of the IC's Switching Currents on the Power Bus of a High Speed Digital Board

M. Lai¹, J. L. Drewniak¹, V. Ricchiuti², A. Orlandi³, G. Antonini³

¹UMR EMC Laboratory, USA, ²TechnoLabs S.p.A., ³UAq EMC Laboratory, Italy 51

Session 4: Simulation Methods and Causality Issues

Full-wave Numerical Analysis of Single-Layered Substrate Planar Interconnects

A. G. Chiariello¹, A. Maffucci², G. Miano¹, F. Villone², W. Zamboni²

¹DIEL - Università degli Studi di Napoli FEDERICO II, ²DAEIMI - Università degli Studi di Cassino, Italy 57

<i>Causal Transient Simulation of Passive Networks with Fast Convolution</i> Rohan Mandrekar, Krishna Srinivasan, Ege Engin, Madhavan Swaminathan Georgia Institute of Technology, USA.....	61
--	----

<i>A Robust Causality Verification Tool for Tabulated Frequency Data</i> P. Triverio, S. Grivet-Talocia Politecnico di Torino, Italy	65
---	----

Session 5: Innovative Interconnect Structures

<i>Investigation of the Performance of an EBG Waveguide-based Interconnect Used as a High-speed Serial Link</i> Asanee Suntives, Ramesh Abhari McGill University, Canada	71
---	----

<i>Delay and Crosstalk on Future 32nm Node Interconnects: Impact of ULK-Air-Gap Architecture</i> B. Blampey ¹ , M. Gallitre ^{1,2} , B. Fléchet ¹ , A. Farcy ² , L. G. Gosset ³ , C. Bermond ¹ , O. Cueto ⁴ , J. Torres ² ¹ LAHC Université de Savoie, ² STMicroelectronics, ³ Philips Semiconductor, ⁴ CEA-LETI Technologies Avancées, France.....	75
--	----

<i>Analysis and Design of Electromagnetic Bandgap (EBG) Structures for Power Plane Isolation Using 2D Dispersion Diagrams and Scalability</i> A. Ege Engin ¹ , Yoshitaka Toyota ² , Tae Hong Kim ¹ , Madhavan Swaminathan ¹ ¹ Georgia Institute of Technology, USA, ² Okayama University, Japan	79
--	----

<i>Novel Wideband Planar Electromagnetic Bandgap Structures for Noise Suppression</i> Jie Qin ¹ , O. M. Ramahi ² ¹ University of Maryland, USA, ² University of Waterloo, Canada	83
---	----

Session 6: Model Order Reduction Techniques

<i>Low Order Transmission Line Modeling by Modal Decomposition and Minimum Phase Shift Fitting</i> Luciano De Tommasi ¹ , Bjørn Gustavsen ² DIEL, ¹ Università degli Studi di Napoli FEDERICO II, Italy, ² SINTEF Energy Research, Norway.....	89
---	----

<i>A Passive Model-Order Reduction Algorithm for RLC Networks with Embedded Delay Elements</i> Changzhong Chen ¹ , Emad Gad ² , Wenliang Tseng ³ , Michel Nakhla ¹ , Ram Achar ¹ ¹ Carleton University, ² University of Ottawa, Canada, ³ National Central University, Taiwan	93
--	----

<i>Relaxed Vector Fitting Algorithm for Rational Approximation of Frequency Domain Responses</i> Bjørn Gustavsen SINTEF Energy Research, Norway	97
--	----

<i>Passive SVD Based Model Order Reduction with Parametric Port Formulation</i> Min Ma, Roni Khazaka McGill University, Canada	101
---	-----

Session 7: Macromodeling

<i>Broadband Macromodelling of High-Speed Passive Modules</i> D. Paul ¹ , M. S. Nakhla ¹ , R. Achar ¹ , A. Weisshaar ² ¹ Carleton University, Canada, ² Oregon State University, USA.....	107
--	-----

<i>On-the-fly Estimation of IC Output Port Macromodels</i> I. S. Stievano, I. A. Maio, F. G. Canavero Politecnico di Torino, Italy	109
---	-----

Session 8: Interconnect Characterization

<i>Analytical Expressions for Capacitive and Inductive Coupling</i> J.E. Lorival ¹ , D. Deschacht ¹ , Y. Quere ² , T. Le Gougec ² , P.M. Martin ² , F. Huret ² ¹ U.M.R. C.N.R.S. 5506, ² Université de Bretagne Occidentale, France	115
--	-----

<i>Practical Considerations in the Modeling and Characterization of Printed-Circuit Board Wiring</i> A. Deutsch ¹ , R. S. Krabbenhoft ² , C. W. Surovic ¹ , T-M. Winkel ³ , C. Schuster ¹ , Y. H. Kwark ¹ , E. Klink ³ ¹ IBM T. J. Watson Research Center, ² IBM Systems and Technology Group, USA, ³ IBM Systems and Technology Group, Germany	119
--	-----

Session 9: Optical Interconnects

<i>Developing an IBIS-like Specification for Lasers Used in Optical Interconnects</i> Georg Clarici, Elmar Griese University of Siegen, Germany	125
--	-----

<i>Time Domain Simulation of Optical Interconnect Systems Using Genetic Algorithms</i> Jens Gerling Zuken GmbH, EMC Technology Center, Germany	129
---	-----

<i>A Modal Approach to Model Integrated Optical Waveguides with Rough Core-Cladding-Interfaces</i> Kilian Halbe, Elmar Griese University of Siegen, Germany	133
--	-----

Session 10: Measurement Techniques

<i>A Multiple Domain Characterisation and Test Method for Discontinuous Signal Paths</i> Klaus Helmreich Universität Erlangen-Nürnberg, Germany	139
--	-----

<i>Attenuation Measurement Technique for Printed Circuit Board Traces in a Production Environment</i> Christian Schuster ¹ , Alina Deutsch ¹ , Erich Klink ³ , Roger Krabbenhoft ² ¹ IBM T. J. Watson Research Center, ² IBM Systems and Technology Group, USA, ³ IBM Deutschland Entwicklung GmbH, Germany	143
---	-----

Session 11: System Design Issues

<i>Simple Design Criterion for Maximizing Data Rate in NoC Links</i> Anastasia Barger ¹ , David Goren ¹ , Avinoam Kolodny ² ¹ IBM Haifa Lab - Haifa University, ² Technion - Israel Inst. of Tech., Israel	149
--	-----

<i>High-Crosstalk Robustness Transmission Line Interconnect in Si LSI Using Zero-Crosstalk Structure</i> Makoto Kimura, Hiroyuki Ito, Hideyuki Sugita, Kenichi Okada, Kazuya Masu Integrated Research Institute, Tokyo Institute of Technology, Japan	153
--	-----

Xbox360® Front Side Bus Development

Mark Maxson, Benjamin Fox, Trevor Timpane, Jerry Bartley, Darryl Becker, Andrew Maki
IBM Engineering & Technology Services, USA.....292

Posters

Designing for Power, a 65nm Lead Microprocessor Example

Tawfik Rahal-Arabi, Ali Muhtaroglu, Greg Taylor
Intel Corporation, USA163

Uncertainties in Coplanar Waveguide Capacitance Measurements

Uwe Arz, Jens Leinhos, Dirk Schubert
PTB, Germany165

Simulation of Reflections Caused by Microstrip Branch Lines

Tomáš Blecha¹, Karel Heindl¹, Vlastimil Skočil¹, Jaromír Braun²
¹University of West Bohemia, ²Academy of Sciences of the Czech Republic, Czech Republic169

Adaptation of Spectral Analysis to Reality

Eckard Blumschein
Otto von Guericke University Magdeburg, Germany173

Voltage/Current Waves Sensitivity in Hybrid Circuits with Nonuniform MTLs

Lubomír Brančík
Brno University of Technology, Czech Republic.....177

Metallic Carbon Nanotube Interconnects, Part I: a Fluid Model and a 3D Integral Formulation

A.G. Chiariello¹, A. Maffucci², G. Miano¹, F. Villone², W. Zamboni²
¹Università FEDERICO II di Napoli, ²Università di Cassino, Italy.....181

Metallic Carbon Nanotube Interconnects, Part II: a Transmission Line Model

A.G. Chiariello¹, A. Maffucci², G. Miano¹, F. Villone², W. Zamboni²
¹Università FEDERICO II di Napoli, ²Università di Cassino, Italy.....185

Capacitive Cross-Coupling Faults and WTA Correct Behaviour

R.L. Costea, C.A. Marinov
Polytechnic University of Bucharest, Romania.....189

Interconnect Pitch for New Generation: Evolution due to Inductive Impact

J.E. Lorival¹, D. Deschacht¹, Y. Quere², T. Le Gougec², F. Huret²
¹U.M.R. C.N.R.S. 5506, ²Université de Bretagne Occidentale, France193

A Convergence Analysis of Iterative Macromodeling Methods Using Whitfield's Estimator

D. Deschrijver¹, T. Dhaene¹, G. Antonini²
¹University of Antwerp, Belgium, ²University of L'Aquila, Italy197

The Closed Environment Concept in VLSI On-Chip Transmission Lines Design and Modeling

David Goren, Rachel Gordin, Shlomo Slafman, Roi Carmon
IBM Haifa Labs, Israel201

Signal Integrity Analysis with Power Delivery Network

Granthana K Rangaswamy, Satish Prathaban
Intel Corporation, India.....205

<i>Mathematical Model of Coplanar Strip</i> Karel Heindl ¹ , Tomáš Blecha ¹ , Vlastimil Skočil ¹ , Jaromír Braun ² ¹ University of West Bohemia, ² Academy of Sciences of the Czech Republic, Czech Republic	209
<i>Dispersion Effects from Induced Dipoles</i> Paul G. Huray ¹ , Steven G. Pytel ^{1,2} , Richard I. Mellitz ² , Stephen H. Hall ³ ¹ University of South Carolina, ² Intel Corporation, Columbia, ³ Intel Corporation, USA	213
<i>A Loss Optimization Method Using WD Product for On-Chip Differential Transmission Line Design</i> Hiroyuki Ito, Kenichi Okada, Kazuya Masu Tokyo Institute of Technology, Japan.....	217
<i>RL-Analysis of Meander Shaped Adjustment Modules</i> Thomas Jambor ¹ , Markus Olbrich ¹ , Erich Barke ¹ , Jürgen Köhne ² ¹ University of Hannover, ² Atmel Germany GmbH, Germany	221
<i>Current-Density-Aware for Automotive IC-Design</i> Göran Jerke, Manfred Henning, Ralf-Eckhard Stephan Robert Bosch GmbH, Germany	225
<i>Si-substrate Modeling toward Substrate-aware Interconnect Resistance and Inductance Extraction in SoC Design</i> Toshiki Kanamoto ^{1,3} , Tatsuhiko Ikeda ¹ , Akira Tsuchiya ² , Hidetoshi Onodera ² , Masanori Hashimoto ³ ¹ RENESAS technology, ² Kyoto University, ³ Osaka University	227
<i>Analysis of High-Speed Digital Interfaces in Flexible Interconnections</i> Pia Kotiranta, Ilkka Kelander, Markku Rouvala Nokia Research Center, Finland.....	231
<i>Modeling and Simulation of Highly Inductive On-Chip Interconnects</i> A. Ligocka, W. Bandurski Poznan University of Technology, Poland	235
<i>Energy-Aware and Application Dependent Optimization of On-Chip Microstrip Transmission Lines</i> Mandeep Bamal ^{1,2} , Michele Stucchi ¹ , Karen Maex ^{1,2} ¹ IMEC, ² EE Department, Belgium	239
<i>Planar Transmission Line Structures as Possible On-Chip Interconnects in Deep Sub-Micron (DSM) Processes</i> Akbar Khan Momin, Reimund Wittmann, Martin Bücken, Werner Schardein NOKIA Research Center, Germany	243
<i>Comprehensive High-Accuracy Modeling of Electromagnetic Effects in cOmplete Nanoscale RF blocks: CHAMELEON RF</i> J. Niehof, H.H.J.M. Janssen, W.H.A. Schilders Philips Research, The Netherlands.....	247
<i>Victim and Aggressor Line Electrical Modelisation in an Multicoupled Interconnect Environment for Transient Simulation</i> F. Ponchel ¹ , JF. Legier ¹ , E. Paleczny ¹ , C. Seguinot ¹ , D. Deschacht ² ¹ EMN - U.M.R. CNRS 8520, ² LIRMM - U.M.R. CNRS 5506, France.....	249

<i>High-Frequency Effects of Orthogonal Interconnect Layers on Inductance in High-Speed VLSI Circuits</i> Yves Quéré, Thierry Le Gouguec, Noël Tanguy, Pierre-Marie Martin, Denis Le Berre, Fabrice Huret LEST-UMR CNRS 6165	253
<i>A Programmable Voltage Reference Design</i> R. Ouchen ¹ , A. Hamouda ¹ , A. Wiener ² , R. Arnold ² , N. Bouguechal ¹ , O. Manck ² ¹ University of Batna, Algeria, ² Technical University of Berlin, Germany.....	257
<i>A Study on the Propagation Characteristics of Pulses in Optical Fiber Communication Systems</i> A.V. Ramprasad, M. Meenakshi College of Engineering Anna University, India.....	263
<i>Estimating the First Voltage Drop for ICs with Leakage</i> Thomas Strach, Stefan Uhlich IBM Deutschland Entwicklung GmbH, Germany	267
<i>Low Complexity Equivalent Circuit Models for VLSI Interconnects</i> M. Telescu, N. Tanguy , P. Bréhonnet, P. Vilbé, L.C. Calvez LEST UMR CNRS 6165, France	271
<i>Effect of Dummy Fills on High-Frequency Characteristics of On-Chip Interconnects</i> Akira Tsuchiya, Hidetoshi Onodera Kyoto University, Japan	275
<i>High-Frequency Characterization of Printed CPW Lines on Textiles Using a Custom Test Fixture</i> J.M. Wilson, C. R. Merritt, B. Karaguzel, T. Kang, H.T. Nagle, E. Grant, B. Pourdeyhemi, P.D. Franzon North Carolina State University, USA.....	279
<i>Considerations for Transmission Line Design on MCMs Using AC Coupled Interconnect with Buried Solder Bumps</i> J.M. Wilson, S. E. Mick, J. Xu, L. Luo, E. L. Erickson, P.D. Franzon North Carolina State University, USA.....	281
<i>Impact of Broken High Frequency Signal Return Path on Signal Integrity</i> T.-M. Winkel, R. Frech, E. Klink, D. Kaller, E. Genovese IBM Entwicklungs GmbH, Germany.....	283
<i>Use of Negative Permeability Metamaterials to Improve Signal Impedance</i> Chris Wyland Philips Semiconductors, USA	287