

2006
International Symposium on System-on-Chip
Proceedings

Tampere University of Technology
Tampere, Finland

Table of Contents

Tuesday, November 14th, 2006

TueAm2: Invited1

THE FUTURE OF NANOMETER SoC DESIGN	1
<i>Steve Leibson, Tensilica, USA</i>	

TueAm3: Industry1 and Coffee

USING SPIRIT CORES IN SONICSSTUDIO	7
<i>Kamil Synek, Sonics, Inc., United States</i>	
IP REUSE FOR FLEXIBLE & EFFICIENT DSP PLATFORM CHIPS	11
<i>Paul Heysters, Recore Systems, Netherlands</i>	

TueAm4: Invited2

SYSTEM LEVEL DESIGN EXPERIENCES AND THE NEED FOR STANDARDIZATION	12
<i>Vesa Lahtinen, Nokia, Finland</i>	

TuePm1: SoC Applications

AN ULTRA LOW-POWER BODY SENSOR NETWORK CONTROL PROCESSOR WITH CENTRALIZED NODE CONTROL	16
<i>Sungdae Choi, Kyomin Sohn, Hyejung Kim, Jooyoung Kim, Seong-Jun Song, Namjun Cho, Jerald Yoo and Hoi-Jun Yoo, KAIST, South Korea</i>	
IMPLEMENTATION OF AN HSDPA RECEIVER WITH A CUSTOMIZED VECTOR PROCESSOR	20
<i>Kim Rounioja and Kimmo Puusaari, Nokia, Finland</i>	
A LEAK RESISTANT SoC TO COUNTERACT SIDE CHANNEL ATTACKS	24
<i>Daniel Mesquita, LIRMM, France; Benoît Badrignans, Netheos, France; Lionel Torres, Gilles Sassatelli, Michel Robert, LIRMM, France; and Fernando Moraes, PUCRS, Brazil</i>	
ANALOG TELEVISION, WIMAX AND DVB-H ON THE SAME SoC PLATFORM	28
<i>Daniel Iancu, Sandbridge Technologies, United States</i>	

TuePm2: Industry2 and Coffee

DEVELOPMENT AND VERIFICATION OF EMBEDDED FIRMWARE USING VIRTUAL SYSTEM PROTOTYPES	32
<i>Thomas Eckart, Infineon Technologies AG, Germany; and Martin Schnieringer, VaST Systems Technology, Germany</i>	

Wednesday, November 15th, 2006

WedAm1: Reconfigurability

DYNAMIC RECONFIGURATION: CORE RELOCATION VIA PARTIAL BITSTREAMS FILTERING WITH MINIMAL OVERHEAD	33
<i>Ferrandi Fabrizio, Massimo Morandi, Marco Novati, Marco Santambrogio and Donatella Sciuto, Politecnico di Milano, Italy</i>	
EXTERNAL MEMORY CONTROLLER FOR VIRTEX II PRO	37
<i>Blagomir Donchev, Technical University - Sofia, Bulgaria; Georgi Gaydadjiev and Georgi Kuzmanov, Delft University of Technology, Netherlands</i>	
RECONFIGURABLE FABRIC INTERCONNECTS	41
<i>Stamatis Vassiliadis and Ioannis Sourdis, TU Delft, Netherlands</i>	

WedAm4: TTA and Networks

LOOP SCHEDULING FOR TRANSPORT TRIGGERED ARCHITECTURE PROCESSORS	45
<i>Perttu Salmela, Risto Mäkinen, Pekka Jääskeläinen and Jarmo Takala, Tampere University of Technology, Finland</i>	
MINIMIZING HOT SPOTS IN NoCs THROUGH A DYNAMIC ROUTING ALGORITHM BASED ON INPUT AND OUTPUT SELECTIONS	49
<i>Masoud Daneshtalab, Ali Afzali-Kusha and Siamak Mohammadi, University of Tehran, Iran</i>	
EFFICIENT LINK ARCHITECTURE FOR ON-CHIP SERIAL LINKS AND NETWORKS	53
<i>Jayaprakash Balachandran, IMEC, Belgium</i>	

WedPm1: Invited5

MULTILEVEL MPSoC PERFORMANCE EVALUATION USING MDE APPROACH	57
<i>Rabie Ben Atitallah, Lossan Bonde, Smail Niar, Samy Meftali, Jean-Luc Dekeyser, LIFL, France</i>	

WedPm2: Industry4 and Coffee

DESIGN OF ASIPS IN MULTIPROCESSOR SoCs USING THE CHESS/CHECKERS RETARGETABLE TOOL SUITE	61
<i>Gert Goossens, Dirk Lanneer, Werner Geurts and Johan van Praet, Target Compiler Technologies, Belgium</i>	
ENHANCED LEGACY 68000 INSTRUCTION SET ARCHITECTURE AS A BASIS FOR SYSTEM ON CHIP DEVELOPMENT	65
<i>Wojciech Sakowski, Silesian University of Technology, Poland; Włodzimierz Wrona, Akademia Techniczno-Humanistyczna, Poland; Sebastian Kaprowski and Maciej Przybysz, Evatronix SA, Poland</i>	

Thursday, November 16th, 2006

ThuAm1: Invited8

EXPLORING APPLICATION-LEVEL CONCURRENCY IN SoC DESIGN	69
<i>Leandro Soares Indrusiak, Darmstadt University of Technology, Germany</i>	

ThuAm2: Poster1 and Coffee

PARAMETERIZING SIMULATED ANNEALING FOR DISTRIBUTING TASK GRAPHS ON MULTIPROCESSOR SoCs	73
<i>Heikki Orsila, Tero Kangas, Erno Salminen and Timo D. Hämmäläinen, Tampere University of Technology, Finland</i>	
REALIZING MULTIOPERATIONS FOR STEP CACHED MP-SoCs	77
<i>Martti Forsell, VTT, Finland</i>	
USING CONSTRAINT PROGRAMMING TO ACHIEVE OPTIMAL PREFETCH SCHEDULING FOR DEPENDENT TASKS ON RUN-TIME RECONFIGURABLE DEVICES	83
<i>Yang Qu, Juha-Pekka Soininen, Technical Research Centre of Finland (VTT), Finland; and Jari Nurmi, Tampere University of Technology, Finland</i>	
DESIGN AND VERIFICATION OF A VHDL MODEL OF A FLOATING-POINT UNIT FOR A RISC MICROPROCESSOR	87
<i>Claudio Brunelli and Jari Nurmi, Tampere University of Technology, Finland</i>	
INTERCONNECTION GENERATION FOR SYSTEM-ON-CHIP DESIGN	91
<i>Markus Winter and Gerhard Fettweis, TU Dresden, Vodafone Chair Mobile Communications Systems, Germany</i>	
POWER ESTIMATION FOR IP-BASED MODULES	95
<i>Yaseer A. Durrani and Teresa Riesgo, Universidad Politécnica de Madrid, Spain</i>	
SERIAL BUS ENCODING FOR LOW POWER APPLICATION	99
<i>Mohsen Saneei, Ali Afzali-Kusha and Zainalabedin Navabi, University of Tehran, Iran</i>	
OPTIMIZED SYNTHESIS OF DSP CORES COMBINING LOGIC-BASED AND EMBEDDED FPGA RESOURCES	103
<i>Gabriel Caffarena, Juan A. López, Carlos Carreras and Octavio Nieto-Taladriz, Universidad Politecnica de Madrid, Spain</i>	
FAULT-TOLERANT ROUTING APPROACH FOR RECONFIGURABLE NETWORKS-ON-CHIP	107
<i>Pekka Rantala, Teijo Lehtonen, Jouni Isoaho and Juha Plosila, University of Turku, Dept. of Information Technology, Communication Systems Lab., Finland</i>	
ALGORITHMS FOR LEAKAGE REDUCTION WITH DUAL THRESHOLD DESIGN TECHNIQUES	111
<i>Konrad Engel, Thomas Kalinowski, Roger Labahn, Frank Sill and Dirk Timmermann, University of Rostock, Germany</i>	

ThuAm3: Network-on-Chip

EVALUATION OF CURRENT QOS MECHANISMS IN NETWORKS ON CHIP	115
<i>Aline Mello, Leonel Tedesco, Ney Calazans and Fernando Moraes, Pontifícia Universidade Católica do Rio Grande do Sul, Brazil</i>	
MINIMISING DYNAMIC POWER CONSUMPTION IN ON-CHIP NETWORKS	119
<i>Robert Mullins, University of Cambridge, United Kingdom</i>	
COMPARISON OF A TIMING-ERROR TOLERANT SCHEME WITH A TRADITIONAL RE-TRANSMISSION MECHANISM FOR NETWORKS ON CHIPS	123
<i>Srinivasan Murali, Stanford University, United States; Rutuparna Tamhankar, Marvell Semiconductors, United States; Federico Angiolini, Antonio Pullini, University of Bologna, Italy; David Atienza, EPFL, Switzerland; Luca Benini, University of Bologna, Italy; and Giovanni De Micheli, EPFL, Switzerland</i>	

A HIGH-THROUGHPUT NETWORK-ON-CHIP ARCHITECTURE FOR SYSTEMS-ON-CHIP INTERCONNECT	127
<i>Abdelhafid Bouhraoua and Muhammad ElRabaa, KFUPM, Saudi Arabia</i>	

ThuPm1: Invited9

DATAFLOW TRANSFORMATIONS IN HIGH-LEVEL DSP SYSTEM DESIGN	131
<i>Sankalita Saha, Sebastian Puthenpurayil and Shuvra S. Bhattacharyya, University of Maryland, USA</i>	

ThuPm2: Poster2 and Coffee

REGISTER FILE PARTITIONING WITH CONSTRAINT PROGRAMMING	137
<i>Perttu Salmela, Tampere University of Technology, Finland; Chung-Ching Shen, Shuvra S. Bhattacharyya, University of Maryland, College Park, United States; and Jarmo Takala, Tampere University of Technology, Finland</i>	

FORMAL MODELLING OF MULTICLOCKED SoC SYSTEMS	141
<i>Tomi Westerlund and Juha Plosila, University of Turku, Finland</i>	

HIGH-LEVEL OPTIMIZATION OF ASYNCHRONOUS SYSTEMS UTILIZING CONDITIONAL RESTRUCTURING	145
<i>Mahtab Niknahad, Kamran Saleh, Mehrdad Najibi and Hossein Pedram, Amirkabir University of Technology, Iran</i>	

STRUCTURAL VERIFICATION IN MINIMAL TIME	151
<i>Martin Holzer, Bastian Knerr and Markus Rupp, TU-Vienna, Austria</i>	

SIXD: A CONFIGURABLE APPLICATION-SPECIFIC SISD/SIMD MICROPROCESSOR SOFT-CORE	155
<i>Nehir Sönmez and Arda Yurdakul, Bogazici University, Turkey</i>	

A VALIDATION AND PERFORMANCE EVALUATION TOOL FOR ProtoNoC	159
<i>David Castells-Rufas, Jaume Joven and Jordi Carrabina, Cephis - UAB, Spain</i>	

ANALYSIS OF CROSSTALK AND PROCESS VARIATIONS EFFECTS ON ON-CHIP INTERCONNECTS ..	163
<i>Ethiopia Nigussie, Sampo Tuuna, Juha Plosila and Jouni Isoaho, University of Turku, Finland</i>	

NON-POWER-OF-TWO FFTS: EXPLORING THE FLEXIBILITY OF THE MONTIUM	167
<i>Pascal T. Wolkotte, Marcel D. van de Burgwal and Gerard J. M. Smit, University of Twente, The Netherlands</i>	

PROGRAMMABILITY IN DICTIONARY-BASED COMPRESSION	171
<i>Jari Heikkinen and Jarmo Takala, Tampere University of Technology, Finland</i>	

ThuPm3: SoC Design and Analysis

APPLICATION SCENARIOS IN STREAMING-ORIENTED EMBEDDED SYSTEM DESIGN	175
<i>Stefan Valentin Gheorghita, Twan Basten and Henk Corporaal, Technical University of Eindhoven, Netherlands</i>	

HARDWARE COST ANALYSIS FOR WEAKLY PROGRAMMABLE PROCESSOR ARRAYS	179
<i>Dmitrij Kissler, Frank Hannig, Alexey Kupriyanov and Juergen Teich, University of Erlangen-Nuremberg, Germany</i>	

A COOPERATIVE, ACCURATE SOLVING FRAMEWORK FOR OPTIMAL ALLOCATION, SCHEDULING AND FREQUENCY SELECTION ON ENERGY-EFFICIENT MPSoCs	183
<i>Gioia Pari, Martino Ruggiero, Alessio Guerri, Luca Benini, Michela Milano, University of Bologna - DEIS, Italy; Davide Bertozzi, University of Ferrara, Italy; and Alexandru Andrei, ESLAB, Department of Computer and Info Science, Sweden</i>	
MODELING AND PERFORMANCE ANALYSIS OF GALS ARCHITECTURES	187
<i>Sohini Dasgupta and Alex Yakovlev, University of Newcastle, United Kingdom</i>	
 ThuPm4: MPSoC Issues	
THE IMPACT OF COMMUNICATION ON THE SCALABILITY OF THE DATA-PARALLEL VIDEO ENCODER ON MPSoC	191
<i>Erno Salminen, Tero Kangas and Timo D. Hämäläinen, Tampere University of Technology, Finland</i>	
FAST MULTI-DIMENSION MULTI-CHOICE KNAPSACK HEURISTIC FOR MP-SoC RUN-TIME MANAGEMENT	195
<i>Chantal Ykman-Couvreur, IMEC, Belgium</i>	
 Author Index	 199