

2006 International Electron Devices Meeting

**San Francisco, CA
December 11-13, 2006**

Volume 1 of 2



**IEEE Catalog Number:
ISBN:**

**06CH37807
1-4244-0438-X**

Table of Contents

Universal Relationship between Low-Field Mobility and High-Field Carrier Velocity in High-k and SiO₂ Gate Dielectric MOSFETs.	1
<i>Masumi Saitoh, Ken Uchida</i>	
High Performing pMOSFETs on Si(110) for Application to Hybrid Orientation	
Technologies – Comparison of HfO₂ and HfSiON	5
<i>Siddarth A. Krishnan, H. Rusty Harris, Paul D. Kirsch, Cristiano Krug, Manuel Quevedo-Lopez, Chadwin Young, Byoung Hun Lee, Rino Choi, Naser Chowdhury, Sagar Suthram, Scott Thompson, Gennadi Bersuker, Rajarao Jammy</i>	
Ni-based FUSI gates: CMOS Integration for 45nm node and beyond	9
<i>T. Hoffmann, A. Veloso, A. Lauwers, H. Yu, H. Tigelaar, M. Van Dal, T. Chiarella, C. Kerner, T. Kauerauf, A. Shickova, R. Mitsuhashi, I. Satoru, M. Niwa, A. Rothschild, B. Froment, J. Ramos, A. Nackaerts, M. Rosmeulen, S. Brus, C. Vra</i>	
Practical V_{th} Control Methods for Ni-FUSI/HfSiON MOSFETs on SOI Substrates	13
<i>Koichi Terashima, Kenzo Manabe, Kensuke Takahashi, Koji Watanabe, Takashi Ogura, Motofumi Saitoh, Makiko Oshida, Nobuyuki Ikarashi, Toru Tatsumi, Hirohito Watanabe</i>	
Effect of Fluorine Incorporation on 1/f Noise of HfSiON FETs for Future Mixed-Signal CMOS	17
<i>Yuri Yasuda, Chenming Hu</i>	
Suppression of Poly-Gate-Induced Fluctuations in Carrier Profiles of Sub-50nm MOSFETs	21
<i>H. Fukutome, Y. Momiyama, T. Kubo, E. Yoshida, H. Morioka, M. Tajima, T. Aoyama</i>	
A large-area flexible wireless power transmission sheet using printed plastic MEMS switches and organic field-effect transistors	25
<i>Tsuyoshi Sekitani, Makoto Takamiya, Yoshiaki Noguchi, Shintaro Nakano, Yusaku Kato, Kazuki Hizu, Hiroshi Kawaguchi, Takayasu Sakurai, Takao Someya</i>	
Self-aligned printing of high-performance polymer thin-film transistors	29
<i>Yong-Young Noh, Ni Zhao, Xiaoyang Cheng, Henning Sirringhaus</i>	
How to Achieve High Mobility Thin Film Transistors by Direct Deposition of Silicon Using 13.56 MHz RF PECVD?	33
<i>C.-H. Lee, A. Sazonov, J. Robertson, A. Nathan, M.R. Esmaeili-Rad, P. Servati, W.I. Milne</i>	
Promising a-Si:H TFTs with High Mechanical Reliability for Flexible Display	37
<i>M. H. Lee, K.-Y. Ho, P.-C. Chen, C.-C. Cheng, S. T. Chang, M. Tang, M. H. Liao, Y.-H. Yeh</i>	
High Stability, Low Leakage Nanocrystalline Silicon Bottom Gate Thin Film Transistors for AMOLED Displays	41
<i>Mohammad R. Esmaeili-Rad, Andrei Sazonov, Arokia Nathan</i>	
Highly Stable Ga₂O₃-In₂O₃-ZnO TFT for Active-Matrix Organic Light-Emitting Diode Display Application	45
<i>Chang Jung Kim, Donghun Kang, Ihun Song, Jae Chul Park, Hyuck Lim, Sunil Kim, Eunha Lee, Ranju Chung, Jae Cheol Lee, Youngsoo Park</i>	
Stacked low-power field-programmable antifuse memories for RFID on plastic	49
<i>Brian A. Mattis, Vivek Subramanian</i>	
An Accurate Lifetime Analysis Methodology Incorporating Governing NBTI Mechanisms in High-k/SiO₂ Gate Stacks	53
<i>A. Neugroschel, G. Bersuker, R. Choi, C. Cochrane, P. Lenahan, D. Heh, C. Young, C.Y. Kang, B.H. Lee, R. Jammy</i>	
Fundamental understanding and optimization of PBTI in nFETs with SiO₂/HfO₂ gate stack	57
<i>E. Cartier, B. P. Linder, V. Narayanan, V. K. Paruchuri</i>	

Table of Contents

New Observations on the Uniaxial and Biaxial Strain-Induced Hot Carrier and NBTI Reliabilities for 65nm Node CMOS Devices and Beyond.....	61
<i>Steve S. Chung, D. C. Huang, Y. J. Tsai, C. S. Lai, C. H. Tsai, P. W. Liu, Y. H. Lin, C. T. Tsai, G. H. Ma, S. C. Chien, S. W. Sun</i>	
Gate Leakage vs. NBTI in Plasma Nitrided Oxides: Characterization, Physical Principles, and Optimization.....	65
<i>A.E. Islam, G. Gupta, S. Mahapatra, A.T. Krishnan, K. Ahmed, F. Nouri, A. Oates, M.A. Alam</i>	
Characterization and Physical Origin of Fast Vth Transient in NBTI of pMOSFETs with SiON Dielectric	69
<i>C. Shen, M.-F. Li, C. E. Foo, T. Yang, D. M. Huang, A. Yap, G. S. Samudra, Y.-C. Yeo</i>	
AC NBTI studied in the 1 Hz – 2 GHz range on dedicated on-chip CMOS circuits.....	73
<i>R. Fernández, B. Kaczer, A. Nackaerts, S. Demuynck, R. Rodriguez, M. Nafria, G. Groeseneken</i>	
SRAM Cell Static Noise Margin and VMIN Sensitivity to Transistor Degradation.....	77
<i>A. T. Krishnan, V. Reddy, D. Aldrich, J. Raval, K. Christensen, J. Rosal, C. O'Brien, R. Khamankar, A. Marshall, W-K. Loh, R. McKee, S. Krishnan</i>	
Prediction and Control of NBTI - Induced SRAM Vccmin Drift.....	81
<i>J.C. Lin, A.S. Oates, H.C. Tseng, Y.P. Liao, T.H. Chung, K.C. Huang, P. Y. Tong, S.H. Yau, Y.F. Wang</i>	
Plasma Co-polymerization Technology with Molecular-level Structure Tightening in fiIn-situfl SiOCH Stacks for 32nm-node Cu Interconnects.....	85
<i>M. Tada, H. Yamamoto, F. Ito, M. Narihiro, M. Ueki, N. Inoue, M. Abe, S. Saito, T. Takeuchi, N. Furutake, T. Onodera, J. Kawahara, K. Arai, Y. Kasama, T. Taiji, M. Tohara, M. Sekine, Y. Hayashi</i>	
A 45 nm CMOS node Cu/Low-k/ Ultra Low-k PECVD SiCOH (k=2.4) BEOL Technology.....	89
<i>S. Sankaran, S. Arai, R. Augur, M.Beck, G. Biery, T. Bolom, G. Bonilla, O. Bravo, K. Chanda, M. Chae, F. Chen, L.Clevenger, S.Cohen, A. Cowley, P. Davis, J. Demarest, J. Doyle, C. Dimitrakopoulos, L. Economikos, D. Edelstein, M.Farooq, R. Filippi, J. Fi</i>	
DC-stress-induced Degradation of Analog Characteristics in HfxAl(1-x)O MIM Capacitors	93
<i>Kenichi Takeda, Renichi Yamada, Toshinori Imai, Tsyoshi Fujiwara, Takashi Hashimoto, Toshio Ando</i>	
Structural Evolution in LSI Devices Reducing Parasitic Effects toward RF/ubiquitous Applications.....	97
<i>Yoshihiro Hayashi</i>	
Structure, Design and Process Control for Cu Bonded Interconnects in 3D Integrated Circuits.....	101
<i>Kuan-Neng Chen, Sang Hwui Lee, Paul S. Andry, Cornelia K. Tsang, Anna W. Topol, Yu-Ming Lin, Jian-Qiang Lu, Albert M.Young, Meikei Jeong, Wilfried Haensch</i>	
3D integration by Cu-Cu thermo-compression bonding of extremely thinned bulk-Si die containing 10 μm pitch through-Si vias.....	105
<i>B. Swinnen, W. Ruythooren, P. De Moor, L. Bogaerts, L. Carbonell, K. De Munck, B. Eyckens, S. Stoukatch, D. Sabuncuoglu Tezcan, Z. Tokei, J. Vaes, J. Van Aelst, E. Beyne</i>	
A Seamless Ultra-Thin Chip Fabrication and Assembly Process.....	109
<i>Martin Zimmermann, Joachim N. Burghartz, Wolfgang Appel, Nils Remmers, Christian Burwick</i>	
Analysis of Dopant Diffusion and Defect Evolution during sub-millisecond Non-melt Laser Annealing based on an Atomistic Kinetic Monte Carlo Approach.....	112
<i>T. Noda, W. Vandervorst, S. Felch, V. Parihar, C. Vrancken, S. Severi, A. Falepin, T. Janssens, H. Bender, B. Van Daele, P. Eyben, M. Niwa, R. Schreutelkamp, F. Nouri</i>	
Design and Optimization of nanoCMOS devices using predictive atomistic physicsbased process modeling	116
<i>B. Colombeau, K.R.C. Mok, S.H. Yeong, F. Bénistant, B. Indajang, O. Tan, B. Yang, Y. Li, M. Jaraiz, N.E.B. Cowern, S. Chu</i>	
1 nm NiSi/Si Junction Design based on First-Principles Calculation for Ultimately Low Contact Resistance	120
<i>Takashi Yamauchi, Atsuhiro Kinoshita, Yoshinori Tsuchiya, Junji Koga, Koichi Kato</i>	

Table of Contents

Quantitative identification for the physical origin of variable retention time: A vacancy-oxygen complex defect model.....	124
<i>K. Ohyu, T. Umeda, K. Okonogi, S. Tsukada, M. Hidaka, S. Fujieda, Y. Mochizuki</i>	
Comprehensive Simulation of Program, Erase and Retention in Charge Trapping Flash Memories.....	128
<i>Abhijeet Paul, Ch. Sridhar, Suny Gedam, S. Mahapatra</i>	
Physical Modeling of Retention in Localized Trapping Nitride Memory Devices.....	132
<i>Arnaud Furnémont, Maarten Rosmeulen, Koen van der Zanden, Jan Van Houdt, Kristin De Meyer, Herman Maesa</i>	
Physics-based analytical model of chalcogenide-based memories for array simulation.....	136
<i>Daniele Ielmini, Yuegang Zhang</i>	
Processes and Device Technologies for AlGaIn/GaN High Electron Mobility Transistors	140
<i>I. Adesida, V. Kumar, F. Mohammed, L. Wang, A. Basu, D.-H. Kim, W. Lanford</i>	
Device Degradation Phenomena in GaN HFET Technology: Status, Mechanisms, and Opportunities.....	144
<i>E.L. Piner, S. Singhal, P. Rajagopal, R. Therrien, J.C. Roberts, T. Li, A.W. Hanson, J.W. Johnson, I.C. Kizilyalli, K.J. Linthicum</i>	
Mechanisms for Electrical Degradation of GaN High-Electron Mobility Transistors	148
<i>Jungwoo Joh, Jesus A. del Alamo</i>	
An Internally-matched GaN HEMT Amplifier with 550-watt Peak Power at 3.5 GHz.....	152
<i>Y.-F. Wu, S.M. Wood, R.P. Smith, S. Sheppard, S. T. Allen, P. Parikh, J. Milligan</i>	
High PAE 1mm AlGaIn/GaN HEMTs for 20 W and 43% PAE X-band MMIC Amplifiers.....	155
<i>J.-S. Moon, D. Wong, M. Antcliffe, P. Hashimoto, M. Hu, P. Willadsen, M. Micovic, H. P. Moyer, A. Kurdoghlian, P. MacDonald, M. Wetzel, R. Bowen</i>	
GaN HFET for W-band Power Applications	157
<i>M. Micovic, A. Kurdoghlian, P. Hashimoto, M. Hu, M. Antcliffe, P. J. Willadsen, W. S. Wong, R. Bowen, I. Milosavljevic, A. Schmitz, M. Wetzel, D. H. Chow</i>	
Carbon Nanotubes: From Growth, Placement and Assembly Control to 60mV/decade and Sub-60 mV/decade Tunnel Transistors.....	160
<i>Guangyu Zhang, Xinran Wang, Xiaolin Li, Yuerui Lu, Ali Javey, Hongjie Dai</i>	
Directed assembly for carbon nanotube device fabrication	164
<i>J.P. Bourgoin, J. Borghetti, P. Chenevier, V. Derycke, A. Filoramo, L. Goux, M. F. Goffman, S. Lyonuais, K. Nguyen, G. Robert, S. Streiff, J.M. Bethoux, H. Happy, G. Dambrine, S. Lenfant, D. Vuillaume</i>	
Polymer self assembly in semiconductor microelectronics	168
<i>C. T. Black, K. W. Guarini, R. Ruiz, E. M. Sikorski, I. V. Babich, R. L. Sandstrom, Y. Zhang</i>	
Self-Assembling DNA Nanostructures and DNA-Based Nanofabrication.....	172
<i>Thom LaBean</i>	
Bio Nano Process: Fabrication of Nanoelectronic Devices Using Protein Supramolecules.....	175
<i>Ichiro Yamashita</i>	
Novel Anisotropic Strain Engineering on (110)-Surface SOI CMOS Devices using Combination of Local/Global Strain Techniques.....	179
<i>T. Mizuno, T. Irisawa, N. Hirashita, Y. Moriyama, T. Numata, T. Tezuka, N. Sugiyama, S. Takagi</i>	
Electron Transport Properties of Ultrathin-body and Tri-gate SOI nMOSFETs with Biaxial and Uniaxial Strain.....	183
<i>Toshifumi Irisawa, Toshinori Numata, Tsutomu Tezuka, Naoharu Sugiyama, Shin-ichi Takagi</i>	
Mobility and Strain Effects on <110>/<110> SiGe channel pMOSFETs for High Current Enhancement.....	187
<i>J. W. Pan, P. W. Liu, T. Y. Chang, W. T. Chiang, C. H. Tsai, Y. H. Lin, C. T. Tsai, G. H. Ma, S. C. Chien, S. W. Sun</i>	

Table of Contents

Design and Fabrication of MOSFETs with a Reverse Embedded SiGe (Rev. e-SiGe) Structure.....	191
<i>Ricardo A. Donaton, Dureseti Chidambarao, Jeff Johnson, Paul Chang, Yaocheng Liu, W. Kirklen Henson, Judson Holt, Xi Li, Jinghong Li, Anthony Domenicucci, Anita Madan, Ken Rim, Clement Wann</i>	
Strained Silicon-Germanium-on-Insulator N-MOSFETs Featuring Lattice Mismatched Source/Drain Stressor and High-Stress Silicon Nitride Liner.....	195
<i>Grace Huiqi Wang, Eng-Huat Toh, Toh, Keat Mun Hoe, S. Tripathy, S. Balakumar, Guo-Qiang Lo, Ganesh Samudra, Yee-Chia Yeo</i>	
Carrier Transport Characteristics of Sub-30 nm Strained N-Channel FinFETs Featuring Silicon-Carbon Source/Drain Regions and Methods for Further Performance Enhancement.....	199
<i>Tsung-Yang Liow, Kian-Ming Tan, Hock-Chun Chin, Rinus T. P. Lee, Chih-Hang Tung, Ganesh S. Samudra, N. Balasubramanian, Yee-Chia Yeo</i>	
A 65nm CMOS SOC Technology Featuring Strained Silicon Transistors for RF Applications.....	203
<i>I. Post, M. Akbar, G. Curello, S. Gannavaram, W. Hafez, U. Jalan, K. Komeyli, J. Lin, N. Lindert, J. Park, J. Rizk, G. Sacks, C. Tsai, D. Yeh, P. Bai, C.-H. Jan</i>	
Investigation of the low-field leakage through high-k interpoly dielectric stacks and its impact on nonvolatile memory data retention.....	206
<i>B. Govoreanu, D. Wellekens, L. Haspeslagh, J. De Vos, J. Van Houdt</i>	
Defects spectroscopy in SiO₂ by statistical random telegraph noise analysis.....	210
<i>R. Gusmeroli, C. Monzio Compagnoni, A. Riva, A. S. Spinelli, A. L. Lacaita, M. Bonanomi, A. Visconti</i>	
Read Current Instability Arising from Random Telegraph Noise in Localized Storage, Multi-Level SONOS Flash Memory.....	214
<i>S.H. Gu, C.W. Li, Tahui Wang, W.P. Lu, K.C. Chen, Joseph Ku, Chih-Yuan Lu</i>	
Anomalous Large Threshold Voltage Fluctuation by Complex Random Telegraph Signal in Floating Gate Flash Memory.....	218
<i>Hideaki Kurata, Shiro Kamohara, Kenji Tokami, Yoshihiro Ikeda, and Renichi Yamada, Naoki Tega, Hiroshi Miki, Taro Osabe, Akira Kotabe, Kazuo Otsuga</i>	
Reliability Model of Bandgap Engineered SONOS (BE-SONOS).....	222
<i>Hang-Ting Lue, Szu-Yu Wang, Yi-Hsuan Hsiao, Erh-Kun Lai, Ling-Wu Yang, Tahone Yang, Kuang-Chao Chen, Kuang-Yeu Hsieh, Rich Liu, Chih Yuan Lu</i>	
EXPERIMENTAL EXTRACTION OF THE CHARGE CENTROID AND OF THE CHARGE TYPE IN THE P/E OPERATION OF SONOS MEMORY CELLS.....	226
<i>A. Arreghini, F. Driussi, D. Esseni, L. Selmi, M.J. van Duurenand, R. van Schaijk</i>	
Highly Scalable and Reliable Multi-bit/cell Nitride Trapping Nonvolatile Memory Using Enhanced ANS-ONO Process with A Nitridized Interface.....	230
<i>Y.H. Shih, E.K. Lai, J.Y. Hsieh, T.H. Hsu, M.D. Wu, C.P. Lu, K.P. Ni, T.Y. Chou, L.W. Yang, K.Y. Hsieh, M.H. Liaw, W.P. Lu, K.C. Chen, Joseph Ku, F.L. Ni, Rich Liu, Chih-Yuan Lu</i>	
1T MEMS Memory Based on Suspended Gate MOSFET.....	234
<i>N. Abelé, A. Villaret, A. Gangadharaiyah, C. Gabioud, P. Ancy, A.M. Ionescu</i>	
CAPACITIVE BULK ACOUSTIC WAVE SILICON DISK GYROSCOPES.....	238
<i>Houri Johari, Farrokh Ayazi</i>	
CMOS compatible Multiple Power-Output MEMS Radioisotope μ-Power Generator.....	242
<i>Rajesh Duggirala, Amit Lal, Ronald G. Polcawich, Madan Dubey</i>	
A Post-CMOS Concave-Suspending MEMS Process in Standard Silicon Wafers for High-Performance Solenoidal-DNA-Configured Micro-Transformers.....	246
<i>Lei Gu, Xinxin Li</i>	
Full wafer integration of NEMS on CMOS by nanostencil lithography.....	250
<i>Julien Arcamone, Marc A. F. van den Boogaart, Francesc Serra-Graells, Sven Hansen, Jürgen Brugger, Francesc Torres, Gabriel Abadal, Núria Barniol, Francesc Pérez-Murano</i>	

Table of Contents

A Formation of Si Native Oxide Membrane Using High-Selectivity Etching and Applications for Nano-Pipe Array and Micro-Diaphragm on Si Substrate.....	254
<i>Rinji Sugino, Takashi Ito</i>	
WIRELESS INTEGRATED MICROSYSTEMS: Coming Breakthroughs in Health Care.....	258
<i>Kensall D. Wise</i>	
The analog challenge of nanometer CMOS.....	266
<i>Maarten Vertregt</i>	
New Paradigms in the Silicon Industry.....	274
<i>Chang-Gyu Hwang</i>	
Thermoelectric Energy Conversion in Nanostructures.....	282
<i>Gang Chen, Chris Dames, Asegun Henry</i>	
Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires.....	286
<i>Kyoung Hwan Yeo, Sung Dae Suk, Ming Li, Yun-young Yeoh, Keun Hwi Cho, Ki-Ha Hong, SeongKyu Yun, Mong Sup Lee, Nammyun Cho, Kwanheum Lee, Duhyun Hwang, Bokkyoung Park, Dong-Won Kim, Donggun Park, Byung-Il Ryu</i>	
Observation of Single Electron Tunneling and Ballistic Transport in Twin Silicon Nanowire MOSFETs (TSNWFETs) Fabricated by Top-Down CMOS Process.....	290
<i>Keun Hwi Cho, Sung Dae Suk, Yun Young Yeoh, Ming Li, Kyoung Hwan Yeo, Dong-Won Kim, Sung Woo Hwang, Donggun Park, Byung-Il Ryu</i>	
Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance	294
<i>N. Singh, F. Y. Lim, W. W. Fang, S. C. Rustagi, L. K. Bera, A. Agarwal, C. H. Tung, K. M. Hoe, S. R. Omampuliyur, D. Tripathi I, A. O. Adeyeye I, G. Q. Lo, N. Balasubramanian, D. L. Kwong</i>	
Three Dimensionally Stacked SiGe Nanowire Array and Gate-All-Around p-MOSFETs.....	298
<i>L. K. Bera, H. S. Nguyen, N. Singh, T. Y. Liow, D. X. Huang, K. M. Hoe, C. H. Tung, W. W. Fang, S. C. Rustagi, Y. Jiang, G. Q. Lo, N. Balasubramanian, D. L. Kwong</i>	
Dual-gate silicon nanowire transistors with nickel silicide contacts.....	302
<i>J. Appenzeller, J. Knoch, E. Tutuc, M. Reuter, S. Guha</i>	
First Demonstration of AC Gain From a Single-walled Carbon Nanotube Common-Source Amplifier	306
<i>Islamshah Amlani, Jonathan Lewis, King Lee, Ruth Zhang, Jie Deng, H.-S. Philip Wong</i>	
A 0.127 μm^2 High Performance 65nm SOI Based embedded DRAM for on-Processor Applications.....	310
<i>G. Wang, K. Cheng, H. Ho, J. Faltermeier, W. Kong, H. Kim, J. Cai, C. Tanner, K. McStay, K. Balasubramanyam, C. Pei, L. Ninomiya, X. Li, K. Winstel, D. Dobuzinsky, M. Naeem, R. Zhang, R. Deschner, M.J. Brodsky, S. Allen, J. Yates III, Y. Feng</i>	
Floating Body RAM Technology and its Scalability to 32nm Node and Beyond	314
<i>Tomoaki Shino, Naoki Kusunoki, Tomoki Higashi, Takashi Ohsawa, Katsuyuki Fujita, Kosuke Hatsuda, Nobuyuki Ikumi, Fumiyoshi Matsuoka, Yasuyuki Kajitani, Ryo Fukuda, Yoji Watanabe, Yoshihiro Minami, Atsushi Sakamoto, Jun Nishimura, Hiroomi Nakajima</i>	
Floating Body Cell with Independently-Controlled Double Gates for High Density Memory	318
<i>Ibrahim Ban, Uygur E. Avci, Uday Shah, Chris E. Barns, David L. Kencke, Peter Chang</i>	
A 58nm Trench DRAM Technology	322
<i>T. Tran, R. Weis, A. Sieck, T. Hecht, G. Aichmayr, M. Goldbach, P.-F. Wang, A. Thies, G. Wedler, J. Nuetzel, D. Wu, C. Eckl, R. Duschl, T.-M. Kuo, Y.-T. Chiang, W. Mueller</i>	
A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer M.K. Peripherals.....	326
<i>M. Kawano, S. Uchiyama, Y. Egawa, N. Takahashi, Y. Kurita, K. Soejima, M. Komuro, S. Matsui, K. Shibata, J. Yamada, M. Ishino, H. Ikeda, Y. Saeki, O. Kato, H. Kikuchi, T. Mitsuhashi</i>	

Table of Contents

Status and Outlook of MRAM Memory Technology.....	330
<i>Saied Tehrani</i>	
Adjacent-Reference and Self-Reference Sensing Scheme with Novel Orthogonal Wiggle MRAM Cell.....	334
<i>C. C. Hung, Y. S. Chen, D. Y. Wang, Y. J. Lee, W. C. Chen, Y. H. Wang, C. T. Yen, S. Y. Yang, K. H. Shen, C. P. Chang, C. S. Lin, K. L. Su, H. C. Cheng, Y. J. Wang, D. D.-L. Tang, M.-J. Tsai, M. J. Kao</i>	
Pseudomorphic InP/InGaAs Heterojunction Bipolar Transistors (PHBTs) Experimentally Demonstrating $f_T = 765$ GHz at 25°C Increasing to $f_T = 845$ GHz at -55°C.....	338
<i>William Snodgrass, Walid Hafez, Nathan Harff, Milton Feng</i>	
Recent Advances in InP DHB T Manufacturing Technology.....	342
<i>Gang He, Minh Le, Paul Partyka, Ronald Hess, Grant Kim, Rainier Lee, Randy Bryie, Emilio Sovero, Max Helix, Ray Milano</i>	
Monolithic integration of thermally stable enhancement-mode and depletion-mode InAlAs/InGaAs/InP HEMTs utilizing Ir-gate and Ag-ohmic contact technologies.....	346
<i>Weifeng Zhao, Niu Jin, Guang Chen, Liang Wang, Ilesanmi Adesida</i>	
A Low-Cost, High-Performance, High-Voltage Complementary BiCMOS Process.....	350
<i>D. Knoll, B. Heinemann, K. E. Ehwald, A. Fox, H. Rücker, R. Barth, D. Bolze, T. Grabolla, U. Haak, J. Drews, B. Kuck, S. Marschmeyer, H. H. Richter, M. Chaimanee, O. Fursenko, P. Schley, B. Tillack, K. Köpke, Y. Yamamoto, H. E. Wulf, D. Wolansky</i>	
A New Device Phenomenon in Cryogenically-Operated SiGe HBTs.....	354
<i>Jiahui Yuan, Chendong Zhu, Yan Cui, John D. Cressler, Guofu Niu, Qingqing Liang, Enhai Zhao, Aravind Appaswamy, Ramkumar Krithivasan, and Alvin Joseph</i>	
High Temperature Stable [Ir3Si-TaN]/HfLaON CMOS with Large Work-Function Difference.....	358
<i>C. H. Wua, B. F. Hungb, Albert Chinb, S. J. Wanga, W. J. Chenc, X. P. Wangd, M.-F. Lid, C. Zhud, Y. Jine, H.J. Taoe, S. C. Chene, M. S. Liange</i>	
Highly Manufacturable Single Metal Gate Process Using Ultra-Thin Metal Inserted Poly-Si Stack (UT-MIPS).....	362
<i>Sung Kee Han, Hyung-Suk Jung, Hajin Lim, Min Joo Kim, Cheol-kyu Lee, Mong sub Lee, Young-sub You, Hion Suck Baik, Young Su Chung, Eunha Lee, Jong-Ho Lee, Nae In Lee, Ho-Kyu Kang</i>	
Single Metal Gate on High-k Gate Stacks for 45nm Low Power CMOS.....	366
<i>W. J. Taylor Jr., C. Capasso, B. Min, B. Winstead, E. Verret, K. Loiko, D. Gilmer, R. I. Hegde, J. Schaeffer, E. Luckowski, A. Martinez, M. Raymond, C. Happ, D.H. Triyoso, S. Kalpat, A. Haggag, D. Roan, J.-Y. Nguyen, L. B. La, L. Hebert, J. Smith</i>	
Band Edge n-MOSFETs with High-k/Metal Gate Stacks Scaled to $EOT=0.9$nm with Excellent Carrier Mobility and High Temperature Stability.....	370
<i>P. D. Kirsch, M. A. Quevedo-Lopez, S. A. Krishnan, C. Krug, H. AlShareef, C. S. Park, R. Harris, N. Moumen, A. Neugroschel, G. Bersuker, B. H. Lee, J.G. Wang, G. Pant, B. E. Gnade, M. J. Kim, R. M. Wallace, J. S. Jur, D. J. Lichtenwalner</i>	
Simplified manufacturable band edge metal gate solution for NMOS without a capping layer.....	374
<i>H. R.Harris, H. Alshareef, H.C. Wen, S. Krishnan, K. Choi, H. Luan, D. Heh, C.S. Park, H.B. Park, M. Hussain, B.S. Ju, P.D. Kirsch, S.C. Song, P. Majhi, B.H. Lee, R. Jammy</i>	
Low VT Mo(O,N) metal gate electrodes on HfSiON for sub-45nm pMOSFET Devices.....	378
<i>R. Singanamalla, C. Ravit, G. Vellianitis, J. Petry, V. Paraschiv, J.P. van Zijl, S. Brus, M. Verheijen, R.G.R. Weemaes, M. Kaiser, J.G.M. van Berkum, P. Bancken, R. Vos, H. Yu, K. de Meyer, S. Kubicek, S. Biesemans, J.C. Hooker</i>	
Comparative Scalability of PVD and CVD TiN on HfO2 as a Metal Gate Stack for FDSOI cMOSFETs down to 25nm Gate Length and Width.....	382
<i>F. Andrieu, O. Faynot, X. Garros, D. Lafond, C. Buj-Dufournet, L. Tosti, S. Minoret, V. Vidal, J.C. Barbé, F. Allain, E. Rouchouze, L. Vandroux, V. Cosnier, M. Cassé, V. Delaye, C. Carabasse, M. Burdin, G. Rolland, B. Guillaumot, J.P. Colonna</i>	

Table of Contents

A novel in situ plasma treatment for damage-free metal/high-k gate stack RIE process.....	386
<i>B. S. Ju, S. C. Song, T. H. Lee, B. Sassman, C. Y. Kang, B. H. Lee, R. Jammy</i>	
High performance Ge pMOS devices using a Si-compatible process flow.....	390
<i>P. Zimmerman, G. Nicholas, B. De Jaeger, B. Kaczer, A. Stesmans, L-Å Ragnarsson, D. P. Brunco, F. E. Leys, M. Caymax, G. Winderickx, K. Opsomer, M. Meuris, M. M. Heyns</i>	
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs.....	395
<i>Krishna C. Saraswat, Chi On Chui, Donghyun Kim, Tejas Krishnamohan, Abhijit Pethe</i>	
Unexpected mobility degradation for very short devices: A new challenge for CMOS scaling.....	399
<i>Antoine Cros, Krunoslav Romanjek, Dominique Fleury, Samuel Harrison, Robin Cerutti, Philippe Coronel, Benjamin Dumont, Arnaud Pouydebasque, Romain Wacquez, Blandine Duriez, Romain Gwoziecki, Frederic Boeuf, Hugues Brut, Gérard Ghibaudo, Thomas Skotnicki</i>	
Transistor Performance Scaling: The Role of Virtual Source Velocity and Its Mobility Dependence	403
<i>Ali Khakifirooz, Dimitri A. Antoniadis</i>	
Novel Approach to MOS Inversion Layer Mobility Characterization with Advanced Split C-V and Hall Factor Analyses.....	407
<i>Akira Toriumi, Koji Kita, Hiroshi Irie</i>	
Guideline for Low-temperature-operation Technique to Extend CMOS Scaling	411
<i>A. Hokazono, S. Kawanaka, K. Tsumura, Y. Hayashi, H. Tanimoto, T. Enda, N. Aoki, K. Ohuchi, S. Inaba, K. Okano, M. Fujiwara, T. Morooka, M. Goto, A. Kajita, T. Usui, K. Ishimaru, Y. Toyoshima</i>	
Future of Strained Si/Semiconductors in Nanoscale MOSFETs	415
<i>S.E. Thompson, S. Suthram, Y. Sun, G. Sun, S. Parthasarathy, M. Chu, T. Nishida</i>	
A 45nm High Performance Bulk Logic Platform Technology (CMOS6) using Ultra High NA(1.07) Immersion Lithography with Hybrid Dual-Damascene Structure and Porous Low-k BEOL.....	419
<i>H. Nii, T. Sanuki, Y. Okayama, K. Ota, T. Iwamoto, T. Fujimaki, T. Kimura, R. Watanabe, T. Komoda, A. Eiho, K. Aikawa, H. Yamaguchi, R. Morimoto, K. Ohshima+, T. Yokoyama, T. Matsumoto, K. Hachimine, Y. Sogo, S. Shino+, S. Kanai, T. Yamazaki</i>	
High Performance 45-nm SOI Technology with Enhanced Strain, Porous Low-k BEOL, and Immersion Lithography.....	423
<i>S. Narasimha, K. Onishi, H. M. Nayfeh, A. Waite, M. Weybright, J. Johnson, C. Fonseca, D. Corliss, C. Robinson, M. Crouse, D. Yang, C-H.J. Wu, A. Gabor, T. Adam, I. Ahsan, M. Belyansky, L. Black, S. Butt, J. Cheng, A. Chou, G. Costrini, C. Dimitrakopoulo</i>	
A Cost-Effective Low Power Platform for the 45-nm Technology Node	427
<i>E. Josse, S. Parihar, O. Callen, P. Ferreira, C. Monget, A. Farcy, M. Zaleski, D. Villanueva, R. Ranica, M. Bidaud, D. Barge, C. Laviro, N. Auriac, C. Le Cam, S. Harrison, S. Warrick, F. Leverd, P. Gouraud, S. Zoll, F. Guyader, E. Perrin, E. Baylac</i>	
Challenges and Opportunities for High Performance 32nm CMOS Technology.....	431
<i>J.W. Sleight, I. Lauer, O. Dokumaci, D.M. Fried, D. Guo, B. Haran, S. Narasimha, C. Sheraw, D. Singh, M. Steigerwalt, X. Wang, P. Oldiges, D. Sadana, C.Y. Sung, W. Haensch, M. Khare</i>	
Technology Elements and Chip Design for Low Power Applications.....	435
<i>Terence B. Hook</i>	
A Screening Methodology for VMIN Drift in SRAM Arrays with Application to Sub-65nm Nodes.....	439
<i>M. Ball, J. Rosal, R. McKee, WK. Loh, T. Houston, R. Garcia, J. Raval, D. Li, R. Hollingsworth, R. Gury, R. Eklund, J. Vaccani, B. Castellano, F. Piacibello, S. Ashburn, A. Tsao, A. Krishnan, J. Ondrusek, T. Anderson</i>	
Impact of Stochastic Mismatch on Measured SRAM Performance of FinFETs with Resist/Spacer-Defined Fins: Role of Line-Edge-Roughness	443
<i>A. Dixit, K. G. Anil, E. Baravelli, P. Roussel, A. Mercha, C. Gustin, M. Bamal, E. Grossar, R. Rooyackers, E. Augendre, M. Jurczak, S. Biesemans, K. De Meyer</i>	
A novel dual mode capacitor biosensor for real-time, label-free DNA detection.....	447
<i>Y.-B. Wang, Y. Assefaw-Redda, M. Gabig-Ciminska, S.-O. Enfors, M. Östling, S.-L. Zhang</i>	

Table of Contents

CMOS Integrated DNA Microarray Based on GMR Sensors	451
<i>Shu-Jen Han, Liang Xu, Heng Yu, Robert J. Wilson, Robert L. White, Nader Pourmand, Shan X. Wang</i>	
Electrical modeling of a biochip for genetic manipulation of single cells	455
<i>L. Bandiera, M. Borgo, G. Cellere, A. De Toni, L. Santoni, C. Bersani, A. Paccagnella</i>	
High-Q Micromachined Silver Passives and Filters	459
<i>Mina Rais-Zadeh, Paul A. Kohl, Farrokh Ayazi</i>	
Novel Monolithic Integration of RF-MEMS Switch with CMOS-IC on Organic Substrate for Compact RF System	463
<i>Q. X. Zhang, A.B. Yu, R. Yang, H. Y. Li, L. H. Guo, E.B. Liao, M. Tang, R. Kumar, A. Q. Liu, G. Q. Lo, N. Balasubramanian, D. L. Kwong</i>	
RF CMOS-MEMS Switch with Low-Voltage Operation for Single-Chip RF LSIs	467
<i>K. Kuwabara, N. Sato, T. Shimamura, H. Morimura, J. Kodate, T. Sakata, S. Shigematsu, K. Kudou, K. Machida, M. Nakanishi, H. Ishii</i>	
The Traps that cause Breakdown in Deeply Scaled SiON Dielectrics	471
<i>Paul E. Nicollian, Anand T. Krishnan, Cathy A. Chancellor, Rajesh B. Khamankar</i>	
Long term gate dielectric stress – a timely method?	475
<i>R.-P. Vollertsen, T. Pompl, R. Duschl, A. Kerber, M. Kerber, M. Röhner, R. Schwab</i>	
Universality of Off-State Degradation in Drain Extended NMOS Transistors	479
<i>D. Varghese, H. Kufluoglu, V. Reddy, H. Shichijo, S. Krishnan, M. A. Alam</i>	
Enhanced Gate Induced Drain Leakage Current in HfO₂ MOSFETs due to Remote Interface Trap-Assisted Tunneling	483
<i>M. Gurfinkel, J.S. Suehle, J.B. Bernstein, Yoram Shapira</i>	
Substrate injection induced ultrafast degradation in HfO₂/TaN/TiN gate stack MOSFET	487
<i>R. Ranjan, K.L. Pey, C.H. Tung, D.S. Ang, L.J. Tang, T. Kauerauf, R. Degraeve, G. Groeseneken, S. De Gendt, L.K. Bera</i>	
Frequency Dependent Charge-Pumping, How deep does it probe?	491
<i>Y. Wang, V. Lee, K. P. Cheung</i>	
Highly Manufacturable 32Gb Multi - Level NAND Flash Memory with 0.0098 μm^2 Cell Size using TANOS(Si - Oxide - Al₂O₃ - TaN) Cell Technology	495
<i>Youngwoo Park, Jungdal Choi, Changseok Kang, Changhyun Lee, Yuchoel Shin, Bonghyn Choi, Juhung Kim, Sanghun Jeon, Jongsun Sel, Jintaek Park, Kihwan Choi, Taehwa Yoo, Jaesung Sim, Kinam Kim</i>	
Improved post-cycling characteristic of FinFET NAND Flash	499
<i>Se Hoon Lee, Jong Jin Lee, Jeong-Dong Choe, Eun Suk Cho, Young Joon Ahn, Won Hwang, Taeyong Kim, Woo-Jung Kim, Young-Bae Yoon, Donghoon Jang, Jongryeol Yoo, Dongdae Kim, Kyucharn Park, Donggun Park, Byung-Il Ryu</i>	
Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node	503
<i>Soon-Moon Jung, Jaehoon Jang, Wonseok Cho, Jaehun Jeong, Youngchul Chang, Jonghyuk Kim, Youngseop Rah, Yangsoo Son, Junbeom Park, Min-Sung Song, Kyoung-Hon Kim, Jin-Soo Lim, Kinam Kim</i>	
A Multi-Layer Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory	507
<i>Erh-Kun Lai, Hang-Ting Lue, Yi-Hsuan Hsiao, Jung-Yu Hsieh, Chi-Pin Lu, Szu-Yu Wang, Ling-Wu Yang, Tahone Yang, Kuang-Chao Chen, Jeng Gong, Kuang-Yeu Hsieh, Rich Liu, Chih-Yuan Lu</i>	
Manufacturing Technologies for a Highly Reliable, 0.34 μm^2-Cell, 64 Mb, and 1T1C FRAM	511
<i>J.-H. Kim, D. J. Jung, S. K. Kang, Y. M. Kang, H. H. Kim, J. Y. Kang, E. S. Lee, W. W. Jung, H. J. Joo, J. Y. Jung, J. H. Park, H. Kim, D. Y. Choi, S. Y. Lee, H. S. Jeong, Kinam Kim</i>	

Table of Contents

Full Integration of Highly Manufacturable 512Mb PRAM based on 90nm Technology	515
<i>J.H. Oh, J.H. Park, Y.S. Lim, H.S. Lim, Y.T. Oh, J.S. Kim, J.M. Shin, J.H. Park, Y.J. Song, K.C. Ryoo, D.W. Lim, S.S. Park, J.I. Kim, J.H. Kim, J. Yu, F. Yeung, C.W. Jeong, J.H. Kong, D.H. Kang, G.H. Koh, G.T. Jeong, H.S. Jeong, Kinam Kim</i>	
Electrical characterization of anomalous cells in phase change memory arrays	519
<i>D. Mantegazza, D. Ielmini, A. Pirovano, B. Gleixner, A. L. Lacaita, E. Varesi, F. Pellizzer, R. Bez</i>	
Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories	523
<i>Y. Matsui, K. Kurotsuchi, O. Tonomura, T. Morikawa, M. Kinoshita, Y. Fujisaki, N. Matsuzaki, S. Hanzawa, M. Terao, N. Takaura, H. Moriya, T. Iwasaki, M. Moniwa, T. Koga</i>	
Critical Quenching Speed Determining Phase of Ge2Sb2Te5 in Phase-Change Memory	527
<i>D.-S. Suh, K.H.P. Kim, J.-S. Noh, W.-C. Shin, Y.-S. Kang, C. Kim, Y. Khang, I.K. Yoo</i>	
Ultra-Thin Phase-Change Bridge Memory Device Using GeSb	531
<i>Y. C. Chen, C. T. Rettner, S. Raoux, G. W. Burr, S. H. Chen, R. M. Shelby, M. Salinga, W. P. Risk, T. D. Happ, G. M. McClelland, M. Breitwisch, A. Schrott, J. B. Philipp, M. H. Lee, R. Cheek, T. Nirschl, M. Lamorey, C. F. Chen</i>	
Thermally Robust Multi-layer Non-Volatile Polymer Resistive Memory	535
<i>Byeong-Ok Cho, Takahiro Yasue, Hongsik Yoon, Moon-Sook Lee, In-Seok Yeo, U-In Chung, Joo-Tae Moon, Byung-Il Ryu</i>	
Nonvolatile SRAM Cell	539
<i>Wei Wang, Aaron Gibby, Zheng Wang, Tze Wee Chen, Shinobu Fujita, Peter Griffin, Yoshio Nishi, Simon Wong</i>	
Erase Mechanism for Copper Oxide Resistive Switching Memory Cells with Nickel Electrode.....	543
<i>Tzu-Ning Fang, Swaroop Kaza, Sameer Haddad, An Chen, Yi-Ching (Jean) Wu, Zhida Lan, Steven Avanzino, Dongxiang Liao, Chakku Gopalan, Seungmoo Choi, Sara Mahdavi, Matthew Buynoski, Yvonne Lin, Christie Marrian, Colin Bill, Michael VanBuskirk</i>	
High Speed Unipolar Switching Resistance RAM (RRAM) Technology	547
<i>Y. Hosoi, Y. Tamai, T. Ohnishi, K. Ishihara, T. Shibuya, Y. Inoue, S. Yamazaki, T. Nakano, S. Ohnishi, N. Awaya, I. H. Inoue, H. Shima, H. Akinaga, H. Takagi, H. Akoh, Y. Tokura</i>	
Excellent uniformity and reproducible resistance switching characteristics of doped binary metal oxides for non-volatile resistance memory applications.....	551
<i>Dongsoo Lee, Dong-jun Seong, Hye jung Choi, Inhwa Jo, R. Dong, W. Xiang, Seokjoon Oh, Myeongbum Pyun, Sun-ok Seo, Seongho Heo, Minseok Jo, Dae-Kyu Hwang, H. K Park, M. Chang, M. Hasan, Hyunsang Hwang</i>	
Self-Consistent and Efficient Electro-Thermal Analysis for Poly/Metal Gate FinFETs	555
<i>Satish Kumara, Rajiv V. Joshi, Ching-Te Chuangb, Keunwoo Kimb, Jayathi Y., Murthy, Kathy T.</i>	
Modeling Study of InSb Thin Film For Advanced III-V MOSFET Applications	559
<i>Z. G. Zhu, Tony Low, M. F. Li, W. J. Fan, P. Bai, D. L. Kwong, G. Samudra</i>	
Three-Dimensional Full-Band Simulations of Si Nanowire Transistors.....	563
<i>Mathieu Luisier, Andreas Schenk, Wolfgang Fichtner</i>	
Simulation of Carbon nanotube FETs including hot-phonon and self-heating effects.....	567
<i>Sayed Hasan, Muhammad Ashraf Al Alam, Mark Lundstrom</i>	
A Comprehensive Study of Carbon Nanotube Based Transistors: The Effects of Geometrical, Interface Barrier, and Scattering Parameters	571
<i>M. Pourfath, H. Kosina, S. Selberherr</i>	
Self-Consistent Simulation of Hybrid Spintronic Devices.....	575
<i>Sayeef Salahuddin, Supriyo Datta</i>	

Table of Contents

Self-Aligned n- and p-channel GaAs MOSFETs on Undoped and P-type Substrates Using HfO₂ and Silicon Interface Passivation Layer.....	579
<i>InJo Ok, H. Kim, M. Zhang, T. Lee, F. Zhu, L. Yu, S. Koveshnikov, W. Tsai, V. Tokranov, M. Yakimov, S. Oktyabrsky, Jack C. Lee</i>	
GaAs p- and n-MOS devices integrated with novel passivation (plasma nitridation and AlN-surface passivation) techniques and ALD-HfO₂/TaN gate stack.....	583
<i>Fei Gao, S. J. Lee, Rui Li, S. J. Whang, S. Balakumar, D. Z. Chi, Chia Ching Kean, S. Vicknesh, C. H. Tung, D.-L. Kwong</i>	
Scaling Behavior of In_{0.7}Ga_{0.3}As HEMTs for Logic.....	587
<i>Dae-Hyun Kim, Jesús A. del Alamo</i>	
Short wavelength lasers based on GaAs and GaN substrate for DVD and Blu-ray technology	591
<i>Shiro Uchida, Shinichi Agatsuma, Toshihiro Hashizu, Tadashi Yamamoto, Masao Ikeda</i>	
1.5 μm Emission from a Silicon MOS-LED Based on a Dislocation Network.....	595
<i>M. Kittler, M. Reiche, X. Yu, T. Arguirov, O.F. Vyvenko, W. Seifert, T. Mchedlidze, G. Jia, T. Wilhelm</i>	
Highly Efficient GaN-Based LEDs with Photonic Crystals Replicated from Patterned Si Substrates	599
<i>Kenji Orita, Yuji Takase, Yasuyuki Fukushima, Manabu Usuda, Tetsuzo Ueda, Shin-ichi Takigawa, Tsuyoshi Tanaka, Daisuke Ueda, Takashi Egawa</i>	
Novel Nickel-Alloy Silicides for Source/Drain Contact Resistance Reduction in N-Channel Multiple-Gate Transistors with Sub-35nm Gate Length.....	602
<i>Rinus T. P. Lee, Tsung-Yang Liow, Kian-Ming Tan, Andy Eu-Jin Lim, Hoong-Shing Wong, Poh-Chong Lim, Doreen M.Y. Lai, Guo-Qiang Lo, Chih-Hang Tung, Ganesh Samudra, Dong-Zhi Chi, Yee-Chia Yeo</i>	
Suppression of Anomalous Gate Edge Leakage Current by Control of Ni Silicidation Region using Si Ion Implantation Technique.....	606
<i>T. Yamaguchi, K. Kashihara, T. Okudaira, T. Tsutsumi, K. Maekawa, T. Kosugi, N. Murata, J. Tsuchimoto, K. Shiga, K. Asai, M. Yoneda</i>	
Optimization of Sub-Melt Laser Anneal: Performance and Reliability	610
<i>S. Severi, E. Augendrea, S. Thirupapuliyurd, K. Ahmedd, S. Felchd, V. Parihard, F. Nourid, T. Hoffmana, T. Nodac, B. O'Sullivan, J. Ramosa, E. San Andrése, L. Pantisanoa, A. De Keersgietera, R. Schreutelkampd, D. Jenningsd, S. Mahapatraf, V. Morozg</i>	
Integration of Sub-melt Laser Annealing on Metal Gate CMOS Devices for Sub 50 nm Node DRAM.....	614
<i>Gyoung Ho Buh, Guk-Hyon Yon, Tai-su Park, Jin-Wook Lee, Jihyun Kim, Yun Wang, Lucia Feng, Xiaoru Wang, Yu Gyun Shin, Siyoung Choi, U-In Chung, Joo-Tae Moon, and Byung-Il Ryu</i>	
Relaxation-Free Strained SiGe with Super Anneal for 32nm High Performance PMOS and beyond	618
<i>Ming H. Yu, J. H. Li, H. H. Lin, C. H. Chen, K. C. Ku, C. F. Nieh, H. Hisa, Y. M. Sheu, C. W. Tsai, Y. L. Wang, H. Y. Chu, H. C. Cheng, T. L. Lee, S. C. Chen, M. S. Liang</i>	
Suppression of Defect Formation and Their Impact on Short Channel Effects and Drivability of pMOSFET with SiGe Source/Drain.....	622
<i>Y. S. Kim, Y. Shimamune, M. Fukuda, A. Katakami, A. Hatada, K. Kawamura, H. Ohta, T. Sakuma, Y. Hayami, H. Morioka, J. Ogura, T. Minami, N. Tamura, T. Mori, M. Kojima, K. Sukegawa, K. Hashimoto, M. Miyajima, S. Satoh, T. Sugii</i>	
Experimental Demonstrations of Superior Characteristics of Variable Body-Factor (.) Fully-Depleted SOI MOSFETs with Extremely Thin BOX of 10 nm	626
<i>Tetsu Ohtou, Takuya Saraya, Kimiaki Shimokawa, Yasuhiro Doumae, Yoshiki Nagatomo, Jiro Ida, Toshiro Hiramoto</i>	
Performance and Variability Comparisons between Multi-Gate FETs and Planar SOI Transistors.....	630
<i>A.V-Y Thean, Z-H Shi, L. Mathew, T. Stephens, H. Desjardin, C. Parker, T. White, M. Stoker, L. Prabhu, R. Garcia, B-Y. Nguyen, S. Murphy, R. Rai, J. Conner, B.E. White, S. Venkatesan</i>	

Table of Contents

A Novel Electrode-Induced Strain Engineering for High Performance SOI FinFET utilizing Si (110) Channel for Both N and PMOSFETs.....	634
<i>C. Y. Kang, R. Choi, S. C. Song, K. Choi, B. S. Ju, M. M. Hussain, B. H. Lee, G. Bersuker, C. Young, D. Heh, P. Kirsch, J. Barnet, J-W. Yang, W. Xiong, H-H Tseng, R. Jammy</i>	
Fully Integrated Advanced Bulk FinFETs Architecture Featuring Partially-Insulating Technique for DRAM Cell Application of 40nm Generation and Beyond.....	638
<i>Jong-Man Park, Sang-Yeon Han, Chang-Hoon Jeon, Si-Ok Sohn, Jun-Bum Lee, Satoru Yamada, Shin-Deuk Kim, Wook-Je Kim, Wouns Yang, Donggun Park, Byung-Il Ryu</i>	
High-Performance FinFET with Dopant-Segregated Schottky Source/Drain.....	642
<i>A. Kaneko, A. Yagishita, K. Yahashi, T. Kubota, M. Omura, K. Matsuo, I. Mizushima, K. Okano, H. Kawasaki, T. Izumida, T. Kanemura, N. Aoki, A. Kinoshita, J. Koga, S. Inaba, K. Ishimaru, Y. Toyoshima, H. Ishiuchi, K. Suguro, K. Eguchi</i>	
Highly Manufacturable TiN Metal Gate Nanorod Transistors Realized on Silicon-On-ONO (SOONO) Substrate.....	646
<i>Sung Hwan Kim, Chang Woo Oh, Yong Lack Choi, Sung-In Hong, Na Young Kim, Hyun Jun Bae, Sung-Han Kim, Heung Sik Park, Je Bum Yoon, Im Soo Park, Dong-Won Kim, Donggun Park, Byung-Il Ryu</i>	
1.8 m.cm², 10 A Power MOSFET in 4H-SiC.....	650
<i>Shinsuke Harada, Makoto Kato, Kenji Suzuki, Mitsuo Okamoto, Tsutomu Yatsuo, Kenji Fukuda, Kazuo Arai</i>	
A Normally-off AlGaIn/GaN Transistor with RonA=2.6m.cm² and BVds=640V Using Conductivity Modulation.....	654
<i>Yasuhiro Uemoto, Masahiro Hikita, Hiroaki Ueno, Hisayoshi Matsuo, Hidetoshi Ishida, Manabu Yanagihara, Tetsuzo Ueda, Tsuyoshi Tanaka, Daisuke Ueda</i>	
High-Breakdown Enhancement-Mode AlGaIn/GaN HEMTs with Integrated Slant Field-Plate.....	658
<i>C. S. Suh, Y. Dora, N. Fichtenbaum, L. McCarthy, S. Keller, U. K. Mishra</i>	
A 1.7mm-Square 3.2kV Low Leakage Current Si MOSFET Pad.....	661
<i>Tomonori Komachi, Tadahiko Takayama, Makoto Imamura</i>	
XtreMOS.: The First Integrated Power Transistor Breaking the Silicon Limit.....	665
<i>P. Moens, F. Bauwens, J. Baele, K. Vershinin, E. De Backer, E.M. Sankara Narayanan, M. Tack</i>	
Floating Islands and Thick Bottom Oxide Trench Gate MOSFET (FITMOS) with Passive Hole Gate.....	669
<i>Hidefumi Takaya, Kyosuke Miyagi, Kimimori Hamada</i>	
Can InAlN/GaN be an alternative to high power / high temperature AlGaIn/GaN devices?.....	673
<i>F. Medjdoub, J.-F. Carlin, M. Gonschorek, E. Feltin, M.A. Py, D. Ducatteau, C. Gaquière, N. Grandjean, E. Kohn</i>	
Transport in deca-nanometric MOSFETs: from bandstructure to on-currents.....	677
<i>David Esseni, Pierpaolo Palestri, Luca Selmi</i>	
Theoretical Investigation Of Performance In Uniaxially- and Biaxially-Strained Si, SiGe and Ge Double-Gate p-MOSFETs.....	681
<i>Tejas Krishnamohan, Christoph Jungemann, Donghyun Kim, Enzo Ungersboeck, Siegfried Selberherr, Philip Wong, Yoshio Nishi, Krishna Saraswat</i>	
Fully quantum self-consistent study of ultimate DG-MOSFETs including realistic scattering using a Wigner Monte-Carlo approach.....	685
<i>D. Querlioz, J. Saint-Martin, V.-N. Do, A. Bournel, P. Dollfus</i>	
Multi-Subband-Monte-Carlo investigation of the mean free path and of the kT layer in degenerated quasi ballistic nanoMOSFETs.....	689
<i>P. Palestri, R. Clerc, D. Esseni, L. Lucci, L. Selmi</i>	
Random Impurity Scattering Induced Variability in Conventional Nano-Scaled MOSFETs: Ab initio Impurity Scattering Monte Carlo Simulation Study.....	693
<i>C. L. Alexander, G. Roy, A. Asenov</i>	

Table of Contents

Monte Carlo Simulation of deca-nanometer MOSFETs for Analog/Mixed-signal and RF applications	697
<i>Simone Eminente, Nicola Barin, Pierpaolo Palestri, Claudio Fiegna, Enrico Sangiorgi</i>	
Carrier Transport in (110) nMOSFETs: Subband Structures, Non-Parabolicity, Mobility Characteristics, and Uniaxial Stress Engineering.....	701
<i>Ken Uchida, Atsuhiko Kinoshita, Masumi Saitoh</i>	
25 nm Planar Bulk SONOS-type Memory with Double Tunnel Junction.....	704
<i>Ryuji Ohba, Yuichiro Mitani, Naoharu Sugiyama, Shinobu Fujita</i>	
Multi-level p+ tri-gate SONOS NAND string arrays.....	708
<i>C. Friederich, M. Specht, T.Lutz, F. Hofmann, L. Dreeskornfeld, W. Weber, J. Kretz, T. Melde, W. Rösner, E. Landgraf, J. Hartwich, M. Städele, L. Risch, D. Richter</i>	
4-Bit Double SONOS Memories (DSMs) Using Single-Level and Multi-Level Cell Schemes.....	712
<i>Chang Woo Oh, Na Young Kim, Sung Hwan Kim, Yong Lack Choi, Sung In Hong, Hyun Jun Bae, Jin Bum Kim, Kong Soo Lee, Yong Seok Lee, Nam Myun Cho, Dong-Won Kim, Donggun Park, Byung-Il Ryu</i>	
Fast erasing and highly reliable MONOS type memory with HfO₂ high-k trapping layer and Si₃N₄/SiO₂ tunneling stack.....	716
<i>Y. Q. Wang, D. Y. Gao, W. S. Hwang, C. Shen, G. Zhang, G. Samudra, Y.-C. Yeo, W. J. Yoo</i>	
Suppression of lateral charge redistribution using advanced impurity trap memory for improving high temperature retention.....	720
<i>Hiroshi Sunamura, Taeko Ikarashi, Ayuka Morioka, Setsu Kotsiji, Makikio Oshida, Nobuyuki Ikarashi, Shinji Fujieda, Hirohito Watanbe</i>	
Novel Charge Trap Devices with NCBO Trap Layers for NVM or Image Sensor.....	724
<i>Kyong-Hee Joo, Chang-Rok Moon, Sung-Nam Lee, Xiofeng Wang, Jun Kyu Yang, In-Seok Yeo, Duckhyung Lee, Okhyun Nam, U-In Chung, Joo Tae Moon, Byung-Il Ryu</i>	
Lithography Challenges for 32nm Technologies and Beyond	728
<i>S. Sivakumar</i>	
Advanced FinFET CMOS Technology: TiN-Gate, Fin-Height Control and Asymmetric Gate Insulator Thickness 4T-FinFETs	732
<i>Yongxun Liu, Takashi Matsukawa, Kazuhiko Endo, Meishoku Masahara, Kenichi Ishii, Shin-ichi O'uchi, Hiromi Yamauchi, Junichi Tsukada, Yuki Ishikawa, Eiichi Suzuki</i>	
Doubling or quadrupling MuGFET fin integration scheme with higher pattern fidelity, lower CD variation and higher layout efficiency.....	736
<i>R. Rooyackers, E. Augendre, B. Degroote, N. Collaert, A. Nackaerts, A. Dixit1, T. Vandeweyer, B. Pawlak2, M. Ercken, E. Kunnen, G. Dilliwaiy, F. Leys, R. Loo, M. Jurczak, S. Biesemans</i>	
Novel 3D integration process for highly scalable Nano-Beam stacked-channels GAA (NBG) FinFETs with HfO₂/TiN gate stack.....	740
<i>T. Ernst, C. Dupré, C. Isheden, E. Bernard, R. Ritzenthaler, V. Maffini-Alvaro, J.-C. Barbé, F. De Crecy, A.Toffoli, C. Vizioz, S. Borel, F. Andrieu, V. Delaye, D. Lafond, G. Rabillé, J.-M. Hartmann, M. Rivoire, B. Guillaumot</i>	
Improving the Cell Characteristics Using Low-k Gate Spacer in 1Gb NAND Flash Memory.....	744
<i>Daewoong Kang, Sungnam Jang, Kyongjoo Lee, Jinjoo Kim, Hyukje Kwon, Wonseong Lee, Byung-Gook Park, Jong Duk Lee, Hyungcheol Shin</i>	
Novel Enhanced Stressor with Graded Embedded SiGe Source/Drain for High Performance CMOS Devices.....	748
<i>J.-P. Han, H. Utomo, L. W. Teo, N. Rovedo, Z. Luo, R. Krishnasamy, R. Stierstorfer, Y.F. Chong, S. Fang, H. Ng, J. Holt, T. N. Adam, J. Kempisty, A. Gutmann, D. Schepis, S. Mishra, H. Zhuang, J. J. Kim, J. Li, R. Murphy, R. Davis, B. St. Lawrence, A. Mada</i>	

Table of Contents

High-Performance and Low-Power CMOS Device Technologies Featuring Metal/High-k Gate Stacks with Uniaxial Strained Silicon Channels on (100) and (110) Substrates	752
<i>Y. Tateshita, J. Wang, K. Nagano, T. Hirano, Y. Miyanami, T. Ikuta, T. Kataoka, Y. Kikuchi, S. Yamaguchi, T. Ando, K. Tai, R. Matsumoto, S. Fujita, C. Yamane, R. Yamamoto, S. Kanda, K. Kugimiya, T. Kimura, T. Ohchi, Y. Yamamoto, Y. Nagahama, Y. Hagimot</i>	
High-Performance PMOS Devices on (110)/<111'> Substrate/Channel with Multiple Stressors	756
<i>Howard C.-H. Wang, Shih-Hian Huang, Ching-Wei Tsai, Hsien-Hsin Lin, Tze-Liang Lee, Shih-Chang Chen, Carlos H. Diaz, Mong-Song Liang, Jack Y.-C. Sun</i>	
Ultra Low Voltage Operations in Bulk CMOS Logic Circuits with Dopant Segregated Schottky Source/Drain Transistors.....	760
<i>T. Kinoshita, R. Hasumi, M. Hamaguchi, K. Miyashita, T. Komoda, A. Kinoshita, J. Koga, K. Adachi, Y. Toyoshima, T. Nakayama, S. Yamada, F. Matsuoka</i>	
Direct Silicon Bonded (DSB) Substrate Solid Phase Epitaxy (SPE) Integration Scheme Study for High Performance Bulk CMOS.....	764
<i>Haizhou Yin, C.Y. Sung, H. Ng, K. L. Saenger, V. Chan, S. Crowder, R. Zhang, J. Li, J.A. Ott, G. Pfeiffer, R. Bendernagel, S.B. Ko, Z. Ren, X. Chen, G. Wang, J. Liu, K. Cheng, A. Mesfin, R. Kelly, V. Ku, Z.J. Luo, N. Rovedo, K. Fogel, D.K. Sadana</i>	
Comprehensive Study on Injection Velocity Enhancement in Dopant-Segregated Schottky MOSFETs.....	768
<i>A. Kinoshita, T. Kinoshita, Y. Nishi, K. Uchida, S. Toriyama, R. Hasumi, J. Koga</i>	
A Novel Resistivity Measurement Technique for Scaled-down Cu Interconnects Implemented to Reliability-focused Automobile Applications.....	772
<i>S. Yokogawa, K. Kikuta, H. Tsuchiya, T. Takewaki, M. Suzuki, H. Toyoshima, Y. Kakuhara, N. Kawahara, T. Usami, K. Ohto, K. Fujii, Y. Tsuchiya, K. Arita, K. Motoyama, M. Tohara, T. Taiji, T. Kurokawa, M. Sekine</i>	
A Variable Current Exponent Model for Electromigration Lifetime Relaxation in Short Cu Interconnects.....	776
<i>Young-Joon Park, Ki-Don Lee, William R. Hunter</i>	
Impact of copper contacts on CMOS front-end yield and reliability.....	780
<i>G. Van den bosch, S. Demuyne, Zs. Tokei, G. Beyer, M. Van Hove, G. Groeseneken</i>	
Laser-Based Defect Localization on Integrated Circuits.....	784
<i>Edward I. Cole Jr.</i>	
Unique ESD Failure Mechanism in a MuGFET Technology	788
<i>Harald Gossner, Christian Russ, Frank Siegelin, Jens Schneider, Klaus Schrufer, Thomas Schulz, Charvaka Duvvury, C. Rinn Cleavelin, Weize Xiong</i>	
Effect of ESD Layout on the Assembly Yield and Reliability.....	792
<i>Yung-Huei Lee, Das Chowdhury, Richard Dimagiba, Robert Ciccariello</i>	
Field Effect Diode (FED): A novel device for ESD protection in deep sub-micron SOI technologies.....	796
<i>Akram A. Salman, Stephen G. Beebe, Mostafa Emam, Mario M. Pelella, Dimitris E. Ioannou</i>	
Random Telegraph Signal in CMOS Image Sensor Pixels	800
<i>Xinyang Wang, Padmakumar R. Rao, Adri Mierop, Albert J.P. Theuwissen</i>	
Low-noise Imaging System with CMOS Sensor for High-Quality Imaging.....	804
<i>Hirofumi Sumi</i>	
1/2.5fl 8 mega-pixel CMOS Image Sensor with enhanced image quality for DSC application.....	808
<i>Jinho Kim, Jongchol Shin, Chang-Rok Moon, Seok-Ha Lee, Doo-Cheol Park, Heegeun Jeong, , Doowon Kwon, Jongwan Jung1, Hyunpil Noh, Kangbok Lee, Kwangok Koh, Duckhyung Lee, Kinam Kim</i>	
Fully Optimized Cu based process with dedicated cavity etch for 1.75µm and 1.45µm pixel pitch CMOS Image Sensors.....	812
<i>M. Cohen, F. Roy, D. Herault, Y. Cazaux, A. Gandolfi, JP. Reynard, C. Cowache, E. Bruno, T. Girault, J. Vaillant, F. Barbier, Y. Sanchez, N. Hotellier, O.LeBorgne, C. Augier, A. Inard, T. Jagueneau, C. Zinck, J. Michailos, E. Mazaleyrat</i>	

Table of Contents

CMOS Imager with Copper Wiring and Lightpipe	816
<i>J. Gambino, B. Leidy, J. Adkisson, M. Jaffe, R. J. Rassel, J. Wynne, J. Ellis-Monaghan, T. Hoague, D. Meatyard, S. Mongeon, T. Kryzak</i>	
A highly reliable Amorphous Silicon photosensor for above IC CMOS image sensor	820
<i>N. Moussy, P. Gidon, N. Carrière, W. Rabaud, B. Giffard</i>	
High performance Hybrid and Monolithic Backside Thinned CMOS Imagers realized using a new integration process	823
<i>Koen De Munck, Deniz Sabuncuoglu Tezcan, Tom Borgers, Wouter Ruythooren, Piet De Moor, Sherif Sedky, Cinzia Toccafondi, Jan Bogaerts, Chris Van Hoof</i>	
High Density 3-D Integration Technology for Massively Parallel Signal Processing in Advanced Infrared Focal Plane Array Sensors	827
<i>D. Temple, C. A. Bower, D. Malta, J. E. Robinson, P. R. Coffman, M. R. Skokan, T. B. Welch</i>	
WireFET Technology for 3-D Integrated Circuits	831
<i>Vidya Varadarajan, Yuri Yasuda, Sriram Balasubramanian, Tsu-Jae King Liu</i>	
High Current Drive in Ultra-Short Impact Ionization MOS (I-MOS) Devices	835
<i>C. Charbuillet, S. Monfray, E. Dubois, P. Bouillon, F. Judong, T. Skotnicki</i>	
Ultra High-speed Novel Bulk Thyristor-SRAM (BT-RAM) Cell with Selective Epitaxy Anode (SEA)	839
<i>T. Sugizaki, M. Nakamura, M. Yanagita, M. Honda, M. Shinohara, T. Ikuta, T. Ohchi, K. Kugimiya, R. Yamamoto, S. Kanda, I. Yamamura, K. Yagami, T. Oda</i>	
Noble High Density Probe Memory using Ferroelectric Media beyond Sub-10 nm Generation	843
<i>D.C. Yoo, C.M. Lee, B.J. Bae, I.S. Kim, J.E. Heo, D.H. Im, S.H. Choi, S.O. Park, H.S. Kim, U-In. Chung, J.T. Moon, B.I. Ryu, D.J. Kim, T.W. Noh</i>	
Thermal Select MRAM with a 2-bit Cell Capability for beyond 65 nm Technology Node	847
<i>R. Leuschner, U.K. Klostermann, H. Park, F. Dahmani, R. Dittrich, C. Grigis, K. Hernan, S. Mege, C. Park, M.C. Clech, G.Y. Lee, S. Bournat, L. Altimime, G. Mueller</i>	
Exploring the Prospects for a Nanometer-scale Gene Chip	851
<i>V. Dimitrov, A. Aksimentiev, K. Schulten, J. Heng, T. Sorsch, W. Mansfield, J. Miner, G.P. Watson, R. Cirelli, F. Klemens, J. Bower, E. Ferry, A. Taylor, A. Kornblit, B. Dorvel, Q. Zhao, G. Timp</i>	
Experimental Study on Quantum Structure of Silicon Nano Wire and Its Impact on Nano Wire MOSFET and Single-Electron Transistor	855
<i>Masaharu Kobayashi, Toshiro Hiramoto</i>	
PSP-based compact FinFET model describing dc and RF measurements	858
<i>G.D.J. Smit, A.J. Scholten, N. Serra, R.M.T. Pijper, R. van Langevelde, A. Mercha, G. Gildenblat, D.B.M. Klaassen</i>	
A New Surface Potential Based Poly-Si TFT Model for Circuit Simulation	862
<i>H. Tsuji, T. Kuzuoka, Y. Kishida, Y. Shimizu, M. Kirihara, Y. Kamakura, M. Morifuji, Y. Shimizu, S. Miyano, K. Taniguchi</i>	
Surface Potential Based poly-Si Thin-Film Transistor Model for SPICE	866
<i>Hiroyuki Ikeda</i>	
Physics-Based Photodiode Model Enabling Consistent Opto-Electronic Circuit Simulation	870
<i>T. Ezaki, G. Suzuki, K. Konno, O. Matsushima, Y. Mizukane, D. Navarro, M. Miyake, N. Sadachika, H. J. Mattausch, M. Miura-Mattausch</i>	
Noise Modeling in Lateral Asymmetric MOSFET	874
<i>Ananda S. Roy, Yogesh S. Chauhan, Christian C. Enz, Jean-Michel Sallese</i>	
Performance Boost using a New Device Design Methodology Based on Characteristic Current for Low-Power CMOS	878
<i>E. Yoshida, Y. Momiyama, M. Miyamoto, T. Saiki, M. Kojima, S. Satoh, T. Sugii</i>	

Table of Contents

Circuit Technologies for Reducing the Power of SOC and Issues on Transistor Models	882
<i>Koichiro Ishibashi, Shigeki Ohbayashi, Katsumi Eikyu, Motoaki Tanizawa, Yasumasa Tsukamoto, Kenichi Osada, Masayuki Miyazaki, Masanao Yamaoka</i>	
Efficiency improvement of LDMOS transistors for base stations: towards the theoretical limit.....	886
<i>F. van Rijs, S.J.C.H. Theeuwes</i>	
Hole Trapping and de-Trapping Effects in LDMOS Devices under Dynamic Stress.....	890
<i>P. Moens, G. Van den bosch, M. Tack</i>	
Analysis and Modeling of Lateral Non-Uniform Doping in High-Voltage MOSFETs.....	894
<i>Yogesh Singh Chauhan, Francois Krummenacher, Costin Anghel, Renuad Gillon, Benoit Bakeroot, Michel Declercq, Adrian Mihai Ionescu</i>	
Fundamental Power and Frequency Limits of Deeply-Scaled CMOS for RF Power Applications	898
<i>Jörg Scholvin, David R. Greenberg, Jesús A. del Alamo</i>	
Integrated On-Chip Inductors with Magnetic Films.....	902
<i>Donald S. Gardner, Gerhard Schrom, Peter Hazucha, Fabrice Paillet, Tanay Karnik, Shekhar Borkar</i>	
On-Chip Integrated Inductors with Ferrite Thin-films for RF IC.....	906
<i>Chen Yang, Tian-Ling Ren, Feng Liu, Li-Tian Liu, Guang Chen, Xiao-Kang Guan, Albert Wang</i>	
Practical Work Function Tuning Based on Physical and Chemical Nature of Interfacial Impurity in Ni-FUSI/SiON and HfSiON Systems.....	910
<i>Yoshinori Tsuchiya, Masahiko Yoshiki, Motoyuki Sato, Katsuyuki Sekine, Tomohiro Saito, Kazuaki Nakajima, Tomonori Aoyama, Junji Koga, Akira Nishiyama, Masato Koyama</i>	
A Novel CMP-Less Integration Scheme For Dual Work Function Ni-FUSI CMOS.....	914
<i>S. Kubicek, J-F de Marneffe, C.Vrancken, T.Chiarella, C. Kerner, S. Mertens, B. Eyckens, A. Delabie, A.Veloso, T. Hoffman, A. Lauwers, J.A. Kittl, M. Jurczak, S. Biesemans, P. P. Absil</i>	
SiN Gate Dielectric with Oxygen-enriched Interface (OI-SiN) Utilizing Dual-core-SiON Technique for hp65-SoC LOP Application	918
<i>Shimpei Tsujikawa, Hiroshi Umeda, Takashi Hayashi, Kazuhiro Ohnishi, Katsuya Shiga, Kazumasa Kawase, Jiro Yugami, Hidefumi Yoshimura, Masahiro Yoneda</i>	
Impact of Very Low Hf Concentration (Hf=6%) Cap Layer on Performance and Reliability Improvement of HfSiON -CMOSFET with EOT Scalable to 1nm	922
<i>Motoyuki Sato, Yasushi Nakasaki, Koji Watanabe, Tomonori Aoyama, Eiji Hasegawa, Masato Koyama, Katsuyuki Sekine, Kazuhiro Eguchi, Masaki Saito, Yoshitaka Tsunashima</i>	
Cost Worthy and High Performance LSTP CMIS; Poly-Si/HfSiON nMIS and Poly-Si/TiN/HfSiON pMIS	926
<i>T. Hayashi, Y. Nishida, S. Sakashita, M. Mizutani, S. Yamanari, M. Higashi, T. Kawahara, M. Inoue, J. Yugami, J. Tsuchimoto, K. Shiga, N. Murata, H. Sayama, T. Yamashita, H. Oda, T. Kuroi, T. Eimori, Y. Inoue</i>	
In-depth Investigation of Hf-based High-k Dielectrics as Storage Layer of Charge-Trap NVMS	930
<i>J. Buckley, M. Bocquet, G. Molas, M. Gely, P. Brianceau, N. Rochat, E. Martinez, F. Martin, H. Grampeix, JP. Colonna, A.Toffoli, V. Vidal, C. Leroux, G. Ghibaudo, G. Pananakakis, C. Bongiorno, D. Corso, S. Lombardo, B. DeSalvo, S. Deleonibus</i>	
Tetragonal Phase Stabilization by Doping as an Enabler of Thermally Stable HfO₂ based MIM and MIS Capacitors for sub 50nm Deep Trench DRAM.....	934
<i>T. S. Böskeke, S. Govindarajana, C. Fachmann, J. Heitmann, A. Avellán, U. Schröder, S. Kudelka, P. D. Kirsch, C. Krug, P.Y. Hung, S.C. Song, B.S. Ju, J. Price, G. Pant, B. E. Gnade, W. Krautschneider, B.-H. Lee, R. Jammy</i>	