

Proceedings



14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

FCCM 2006

24-26 April 2006 • Napa, California

Sponsored by

IEEE Computer Society Technical Committee on Computer Architecture

FCCM student registration fees have been subsidized for 2006
by generous donations from Xilinx, Inc. and Altera Corporation,
with the assistance of Synplicity, Inc.



Los Alamitos, California

Washington • Tokyo

Proceedings



FCCM 2006

Table of Contents

Conference Organizers	xi
------------------------------------	----

Session 1: Supercomputer Applications

A Hybrid Approach for Mapping Conjugate Gradient onto an FPGA-Augmented Reconfigurable Supercomputer	3
<i>Gerald R. Morris, Viktor K. Prasanna, and Richard D. Anderson</i>	
A Case Study in Porting a Production Scientific Supercomputing Application to a Reconfigurable Computer.....	13
<i>Volodymyr Kindratenko and David Pointer</i>	
A Hardware/Software Approach to Molecular Dynamics on Reconfigurable Computers.....	23
<i>Ronald Scrofano, Maya Gokhale, Frans Trouw, and Viktor K. Prasanna</i>	

Session 2: Methodology and Tools

Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs	35
<i>C. H. Ho, P. H. W. Leong, W. Luk, S. J. E. Wilton, and S. Lopez-Buedo</i>	
Automated Generation of Hardware Accelerators with Direct Memory Access from ANSI/ISO Standard C Functions	45
<i>David Lau, Orion Pritchard, and Philippe Molson</i>	

Session 3: Data Generation and Processing

Efficient Hardware Generation of Random Variates with Arbitrary Distributions	57
<i>David B. Thomas and Wayne Luk</i>	
An Architecture for Efficient Hardware Data Mining Using Reconfigurable Computing Systems.....	67
<i>Zachary K. Baker and Viktor K. Prasanna</i>	
Automatic Sliding Window Operation Optimization for FPGA-Based Computing Boards	76
<i>Haiqian Yu and Miriam Leeser</i>	

Session 4: Hybrid Systems

Enabling a Uniform Programming Model across the Software/Hardware Boundary.....	89
<i>Erik Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ed Komp, Ron Sass, and David Andrews</i>	
A Type Architecture for Hybrid Micro-parallel Computers	99
<i>Benjamin Ylvisaker, Brian Van Essen, and Carl Ebeling</i>	

Session 5: Multi-processor/Threaded System

A Scalable FPGA-Based Multiprocessor	111
<i>Arun Patel, Christopher A. Madill, Manuel Saldaña, Christopher Comis, Régis Pomès, and Paul Chow</i>	
A Reconfigurable Distributed Computing Fabric Exploiting Multilevel Parallelism.....	121
<i>Charles L. Cathey, Jason D. Bakos, and Duncan A. Buell</i>	
A Multithreaded Soft Processor for SoPC Area Reduction.....	131
<i>Blair Fort, Davor Capalija, Zvonko G. Vranesic, and Stephen D. Brown</i>	

Session 6: Graph Algorithms

GraphStep: A System Architecture for Sparse-Graph Algorithms	143
<i>Michael deLorimier, Nachiket Kapre, Nikil Mehta, Dominic Rizzo, Ian Eslick, Raphael Rubin, Tomás E. Uribe, Thomas F. Knight Jr., and André DeHon</i>	
Hardware/Software Integration for FPGA-Based All-Pairs Shortest-Paths	152
<i>Uday Bondhugula, Ananth Devulapalli, James Dinan, Joseph Fernando, Pete Wyckoff, Eric Stahlberg, and P. Sadayappan</i>	

Session 7: Power and Energy Optimization

A Field Programmable RFID Tag and Associated Design Flow.....	165
<i>Alex K. Jones, Raymond R. Hoare, Swapna R. Dontharaju, Shenchih Tung, Ralph Sprang, Josh Fazekas, James T. Cain, and Marlin H. Mickle</i>	

Combining Instruction Coding and Scheduling to Optimize Energy in System-on-FPGA	175
<i>Robert G. Dimond, Oskar Mencer, and Wayne Luk</i>	

Power Visualization, Analysis, and Optimization Tools for FPGAs.....	185
<i>Matthew French, Li Wang, and Michael Wirthlin</i>	

Session 8: Network Technology

Systematic Characterization of Programmable Packet Processing Pipelines	195
<i>Michael Attig and Gordon Brebner</i>	

Packet-Switched vs. Time Multiplexed FPGA Overlay Networks.....	205
<i>Nachiket Kapre, Nikil Mehta, Michael deLorimier, Raphael Rubin, Henry Barnor, Michael J. Wilson, Michael Wrighton, and André DeHon</i>	

Session 9: Biomedical and Cryptographic Applications

Single Pass, BLAST-Like, Approximate String Matching on FPGAs	217
<i>Martin C. Herbordt, Josh Model, Yongfeng Gu, Bharat Sukhwani, and Tom VanCourt</i>	

An FPGA Solution for Radiation Dose Calculation	227
<i>Kevin Whitton, X. Sharon Hu, Cedric X. Yu, and Danny Z. Chen</i>	

A Parallel Hardware Architecture for Fast Gaussian Elimination over GF(2)	237
<i>A. Bogdanov, M. C. Mertens, C. Paar, J. Pelzl, and A. Rupp</i>	

Session 10: Arithmetic

Advanced Components in the Variable Precision Floating-Point Library.....	249
<i>Xiaojun Wang, Sherman Braganza, and Miriam Leeser</i>	

Pipelined Mixed Precision Algorithms on FPGAs for Fast and Accurate PDE Solvers from Low Precision Components	259
<i>Robert Strzodka and Dominik Göddeke</i>	

Posters

ASC-Based Acceleration in an FPGA with a Processor Core Using Software-Only Skills	271
<i>Evgeny Fiksman, Yitzhak Birk, and Oskar Mencer</i>	

COMMA: A Communications Methodology for Dynamic Module Reconfiguration in FPGAs	273
<i>Shannon Koh and Oliver Diessel</i>	

A Novel Heuristic and Provable Bounds for Reconfigurable Architecture Design.....	275
<i>Alastair M. Smith, George A. Constantinides, and Peter Y. K. Cheung</i>	
Defect-Tolerant Nanocomputing Using Bloom Filters.....	277
<i>Gang Wang, Wenrui Gong, and Ryan Kastner</i>	
A Programmable, Maximal Throughput Architecture for Neighborhood Image Processing.....	279
<i>Reid Porter, Jan Frigo, Maya Gokhale, Christophe Wolinski, François Charot, and Charles Wagner</i>	
VPN Acceleration Using Reconfigurable System-on-Chip Technology.....	281
<i>C. M. Wee, P. R. Sutton, N. W. Bergmann, and J. A. Williams</i>	
An Optimized Finite Difference Computing Engine on FPGAs	283
<i>Chuan He, Guan Qin, Mi Lu, and Wei Zhao</i>	
Highly Efficient String Matching Circuit for IDS with FPGA.....	285
<i>Toshihiro Katashita, Atusi Maeda, Kenji Toda, and Yoshinori Yamaguchi</i>	
Effects of High-Level Discrete Signal Transform Formulations on Partitioning for Multi-FPGA Architectures.....	287
<i>Rafael Arce-Nazario, Manuel Jimenez, and Domingo Rodriguez</i>	
Scheduling Divisible Loads on Partially Reconfigurable Hardware	289
<i>K. N. Vikram and V. Vasudevan</i>	
General Architecture for Hardware Implementation of Genetic Algorithm.....	291
<i>Tatsuhiko Tachibana, Yoshihiro Murata, Naoki Shibata, Keiichi Yasumoto, and Minoru Ito</i>	
Sparse Matrix-Vector Multiplication for Finite Element Method Matrices on FPGAs	293
<i>Yousef El-Kurdi, Warren J. Gross, and Dennis Giannacopoulos</i>	
Scalable Softcore Vector Processor for Biosequence Applications.....	295
<i>Arpith C. Jacob, Brandon Harris, Jeremy Buhler, Roger Chamberlain, and Young H. Cho</i>	
Generating Parametrised Hardware Libraries form Higher-Order Descriptions	297
<i>Oliver Pell and Wayne Luk</i>	
Technology Mapping for Field Programmable Gate Arrays Using Content-Addressable Memory (CAM).....	299
<i>Joshua M. Lucas, Raymond Hoare, Ivan S. Kourtev, and Alex K. Jones</i>	
Rapid Design of Special-Purpose Pipeline Processors with FPGAs and Its Application to Computational Fluid Dynamics.....	301
<i>Gerhard Lienhart, Guillermo Marcus Martinez, Andreas Kugel, and Reinhard Männer</i>	
Floating-Point Accumulation Circuit for Matrix Applications.....	303
<i>Michael R. Bodnar, John R. Humphrey, Petersen F. Curt, James P. Durbano, and Dennis W. Prather</i>	

Application-Specific Memory Interleaving Enables High Performance in FPGA-Based Grid Computations	305
<i>Tom VanCourt and Martin C. Herbordt</i>	
A Task Graph Approach for Efficient Exploitation of Reconfiguration in Dynamically Reconfigurable Systems.....	307
<i>Kyprianos Papademetriou and Apostolos Dollas</i>	
A Low-Energy Reconfigurable Fabric for the SuperCISC Architecture	309
<i>Gayatri Mehta, Raymond R. Hoare, Justin Stander, and Alex K. Jones</i>	
COPACOBANA: A Cost-Optimized Special-Purpose Hardware for Code-Breaking.....	311
<i>Sandeep Kumar, Christof Paar, Jan Pelzl, Gerd Pfeiffer, and Manfred Schimpler</i>	
FPGAs, GPUs and the PS2—A Single Programming Methodology.....	313
<i>Lee W. Howes, Paul Price, Oskar Mencer, and Olav Beckmann</i>	
Integrating FPGA Acceleration into the Protomol Molecular Dynamics Code: Preliminary Report	315
<i>Yongfeng Gu, Tom VanCourt, and Martin C. Herbordt</i>	
A Co-verification Tool for a High Level Language Compiler for FPGAs	317
<i>Charles Ross and Wim Böhm</i>	
Parrotfish: Task Distribution in a Low Cost Autonomous Ad Hoc Sensor Network through Dynamic Runtime Reconfiguration.....	319
<i>Dionissios Efsthathiou, Konstantinos Kazakos, and Apostolos Dollas</i>	
Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices	321
<i>J. Maher, B. Mc Ginley, P. Rocke, and F. Morgan</i>	
The STAR-C Truth: Analyzing Reconfigurable Supercomputing Reliability.....	323
<i>Heather Quinn, Debayan Bhaduri, Christof Teuscher, Paul Graham, and Maya Gokhale</i>	
Pre-synthesis Queue Size Estimation of Streaming Data Flow Graphs.....	325
<i>S. Mondal, S. O. Memik, and N. Bellas</i>	
Hierarchical Clustering Using Reconfigurable Devices	327
<i>Shobana Padmanabhan, Moshe Looks, Dan Legorreta, Young Cho, and John Lockwood</i>	
CAD Tool for FPGAs with Embedded Hard Cores for Design Space Exploration of Future Architectures	329
<i>S. Dai and E. Bozorgzadeh</i>	
A Scalable Architecture for RSA Cryptography on Large FPGAs.....	331
<i>Allen Michalski and Duncan Buell</i>	
Design of a Reconfigurable Processor for NIST Prime Field ECC	333
<i>Kendall Ananyi and Daler Rakhmatov</i>	

Switch Box Architectures for Three-Dimensional FPGAs.....	335
<i>Aman Gayasen, N. Vijaykrishnan, Mahmut Kendemir, and Arif Rahman</i>	
A Scalable Hybrid Regular Expression Pattern Matcher.....	337
<i>James Moscola, Young H. Cho, and John W. Lockwood</i>	
Hardware/Software Co-design Architecture for Lattice Decoding Algorithms.....	339
<i>Cao Liang, Jing Ma, and Xinming Huang</i>	
High Performance Feature Detection on a Reconfigurable Co-processor	341
<i>Jia Ming Mar, Alessandro Bissacco, Stefano Soatto, and Soheil Ghiasi</i>	
DSynth: A Pipeline Synthesis Environment for FPGAs.....	343
<i>Michael Wirthlin and Welson Sun</i>	
Template-Based Generation of Streaming Accelerators from a High Level Representation	345
<i>Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, and Dan Linzmeier</i>	
Scalable Hardware Architecture for Real-Time Dynamic Programming Applications.....	347
<i>Brad Matthews and Itamar Elhanany</i>	
Open Source High Performance Floating-Point Modules	349
<i>K. Scott Hemmert and Keith D. Underwood</i>	
A Reconfigurable Cluster-on-Chip Architecture with MPI Communication Layer.....	351
<i>J. A. Williams, I. Syed, J. Wu, and N. W. Bergmann</i>	
Author Index	353