Proceedings

14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

FCCM 2006

24-26 April 2006 • Napa, California

Sponsored by
IEEE Computer Society Technical Committee on Computer Architecture

FCCM student registration fees have been subsidized for 2006
by generous donations from Xilinx, Inc. and Altera Corporation,
with the assistance of Synplicity, Inc.

Los Alamitos, California
Washington • Tokyo

Proceedings

FCCM 2006

Table of Contents

Conference Organizers xi

Session 1: Supercomputer Applications

A Hybrid Approach for Mapping Conjugate Gradient onto an FPGA-Augmented Reconfigurable Supercomputer 3
Gerald R. Morris, Viktor K. Prasanna, and Richard D. Anderson

A Case Study in Porting a Production Scientific Supercomputing Application to a Reconfigurable Computer 13
Volodymyr Kindratenko and David Pointer

A Hardware/Software Approach to Molecular Dynamics on Reconfigurable Computers 23
Ronald Scrofano, Maya Gokhale, Frans Trouw, and Viktor K. Prasanna

Session 2: Methodology and Tools

Virtual Embedded Blocks: A Methodology for Evaluating Embedded Elements in FPGAs 35
C. H. Ho, P. H. W. Leong, W. Luk, S. J. E. Wilton, and S. Lopez-Buedo

Automated Generation of Hardware Accelerators with Direct Memory Access from ANSI/ISO Standard C Functions 45
David Lau, Orion Pritchard, and Philippe Molson

Session 3: Data Generation and Processing

Efficient Hardware Generation of Random Variates with Arbitrary Distributions 57
David B. Thomas and Wayne Luk

An Architecture for Efficient Hardware Data Mining Using Reconfigurable Computing Systems 67
Zachary K. Baker and Viktor K. Prasanna

Automatic Sliding Window Operation Optimization for FPGA-Based Computing Boards 76
Haiqian Yu and Miriam Leeser

Session 4: Hybrid Systems

Enabling a Uniform Programming Model across the Software/Hardware Boundary 89
Erik Anderson, Jason Agron, Wesley Peck, Jim Stevens, Fabrice Baijot, Ed Komp, Ron Sass, and David Andrews

A Type Architecture for Hybrid Micro-parallel Computers 99
Benjamin Ylvisaker, Brian Van Essen, and Carl Ebeling

Session 5: Multi-processor/Threaded System

A Scalable FPGA-Based Multiprocessor 111
Arun Patel, Christopher A. Madill, Manuel Saldaña, Christopher Comis, Régis Pomès, and Paul Chow

A Reconfigurable Distributed Computing Fabric Exploiting Multilevel Parallelism 121
Charles L. Cathey, Jason D. Bakos, and Duncan A. Buell

A Multithreaded Soft Processor for SoPC Area Reduction 131
Blair Fort, Davor Capalija, Zvonko G. Vranesic, and Stephen D. Brown

Session 6: Graph Algorithms

GraphStep: A System Architecture for Sparse-Graph Algorithms 143
Michael deLorimier, Nachiket Kapre, Nikil Mehta, Dominic Rizzo, Ian Eslick, Raphael Rubin, Tomás E. Uribe, Thomas F. Knight Jr., and André DeHon

Hardware/Software Integration for FPGA-Based All-Pairs Shortest-Paths 152
Uday Bondhugula, Ananth Devulapalli, James Dinan, Joseph Fernando, Pete Wyckoff, Eric Stahlberg, and P. Sadayappan

Session 7: Power and Energy Optimization

A Field Programmable RFID Tag and Associated Design Flow 165
Alex K. Jones, Raymond R. Hoare, Swapna R. Dontharaju, Shenchih Tung, Ralph Sprang, Josh Fazekas, James T. Cain, and Marlin H. Mickle

Combining Instruction Coding and Scheduling to Optimize Energy in System-on-FPGA 175
Robert G. Dimond, Oskar Mencer, and Wayne Luk

Power Visualization, Analysis, and Optimization Tools for FPGAs 185
Matthew French, Li Wang, and Michael Wirthlin

Session 8: Network Technology

Systematic Characterization of Programmable Packet Processing Pipelines 195
Michael Attig and Gordon Brebner

Packet-Switched vs. Time Multiplexed FPGA Overlay Networks 205
Nachiket Kapre, Nikil Mehta, Michael deLorimier, Raphael Rubin, Henry Barnor, Michael J. Wilson, Michael Wrighton, and André DeHon

Session 9: Biomedical and Cryptographic Applications

Single Pass, BLAST-Like, Approximate String Matching on FPGAs 217
Martin C. Herbordt, Josh Model, Yongfeng Gu, Bharat Sukhwani, and Tom VanCourt

An FPGA Solution for Radiation Dose Calculation 227
Kevin Whitton, X. Sharon Hu, Cedric X. Yu, and Danny Z. Chen

A Parallel Hardware Architecture for Fast Gaussian Elimination over GF(2) 237
A. Bogdanov, M. C. Mertens, C. Paar, J. Pelzl, and A. Rupp

Session 10: Arithmetic

Advanced Components in the Variable Precision Floating-Point Library 249
Xiaojun Wang, Sherman Braganza, and Miriam Leeser

Pipelined Mixed Precision Algorithms on FPGAs for Fast and Accurate PDE Solvers from Low Precision Components 259
Robert Strzodka and Dominik Göddeke

Posters

ASC-Based Acceleration in an FPGA with a Processor Core Using Software-Only Skills 271
Evgeny Fiksman, Yitzhak Birk, and Oskar Mencer

COMMA: A Communications Methodology for Dynamic Module Reconfiguration in FPGAs 273
Shannon Koh and Oliver Diessel

A Novel Heuristic and Provable Bounds for Reconfigurable Architecture Design 275
Alastair M. Smith, George A. Constantinides, and Peter Y. K. Cheung

Defect-Tolerant Nanocomputing Using Bloom Filters 277
Gang Wang, Wenrui Gong, and Ryan Kastner

A Programmable, Maximal Throughput Architecture for Neighborhood Image Processing 279
Reid Porter, Jan Frigo, Maya Gokhale, Christophe Wolinski, François Charot, and Charles Wagner

VPN Acceleration Using Reconfigurable System-on-Chip Technology 281
C. M. Wee, P. R. Sutton, N. W. Bergmann, and J. A. Williams

An Optimized Finite Difference Computing Engine on FPGAs 283
Chuan He, Guan Qin, Mi Lu, and Wei Zhao

Highly Efficient String Matching Circuit for IDS with FPGA 285
Toshihiro Katashita, Atusi Maeda, Kenji Toda, and Yoshinori Yamaguchi

Effects of High-Level Discrete Signal Transform Formulations on Partitioning for Multi-FPGA Architectures 287
Rafael Arce-Nazario, Manuel Jimenez, and Domingo Rodriguez

Scheduling Divisible Loads on Partially Reconfigurable Hardware 289
K. N. Vikram and V. Vasudevan

General Architecture for Hardware Implementation of Genetic Algorithm 291
Tatsuhiro Tachibana, Yoshihiro Murata, Naoki Shibata, Keiichi Yasumoto, and Minoru Ito

Sparse Matrix-Vector Multiplication for Finite Element Method Matrices on FPGAs 293
Yousef El-Kurdi, Warren J. Gross, and Dennis Giannacopoulos

Scalable Softcore Vector Processor for Biosequence Applications 295
Arpith C. Jacob, Brandon Harris, Jeremy Buhler, Roger Chamberlain, and Young H. Cho

Generating Parametrised Hardware Libraries form Higher-Order Descriptions 297
Oliver Pell and Wayne Luk

Technology Mapping for Field Programmable Gate Arrays Using Content-Addressable Memory (CAM) 299
Joshua M. Lucas, Raymond Hoare, Ivan S. Kourtev, and Alex K. Jones

Rapid Design of Special-Purpose Pipeline Processors with FPGAs and Its Application to Computational Fluid Dynamics 301
Gerhard Lienhart, Guillermo Marcus Martinez, Andreas Kugel, and Reinhard Männer

Floating-Point Accumulation Circuit for Matrix Applications 303
Michael R. Bodnar, John R. Humphrey, Petersen F. Curt, James P. Durbano, and Dennis W. Prather

Application-Specific Memory Interleaving Enables High Performance in FPGA-Based Grid Computations 305
Tom VanCourt and Martin C. Herbordt

A Task Graph Approach for Efficient Exploitation of Reconfiguration in Dynamically Reconfigurable Systems 307
Kyprianos Papademetriou and Apostolos Dollas

A Low-Energy Reconfigurable Fabric for the SuperCISC Architecture 309
Gayatri Mehta, Raymond R. Hoare, Justin Stander, and Alex K. Jones

COPACOBANA: A Cost-Optimized Special-Purpose Hardware for Code-Breaking 311
Sandeep Kumar, Christof Paar, Jan Pelzl, Gerd Pfeiffer, and Manfred Schimmler

FPGAs, GPUs and the PS2—A Single Programming Methodology 313
Lee W. Howes, Paul Price, Oskar Mencer, and Olav Beckmann

Integrating FPGA Acceleration into the Protomol Molecular Dynamics Code: Preliminary Report 315
Yongfeng Gu, Tom VanCourt, and Martin C. Herbordt

A Co-verification Tool for a High Level Language Compiler for FPGAs 317
Charles Ross and Wim Böhm

Parrotfish: Task Distribution in a Low Cost Autonomous Ad Hoc Sensor Network through Dynamic Runtime Reconfiguration 319
Dionissios Efstathiou, Konstantinos Kazakos, and Apostolos Dollas

Intrinsic Hardware Evolution of Neural Networks in Reconfigurable Analogue and Digital Devices 321
J. Maher, B. Mc Ginley, P. Rocke, and F. Morgan

The STAR-C Truth: Analyzing Reconfigurable Supercomputing Reliability 323
Heather Quinn, Debayan Bhaduri, Christof Teuscher, Paul Graham, and Maya Gokhale

Pre-synthesis Queue Size Estimation of Streaming Data Flow Graphs 325
S. Mondal, S. O. Memik, and N. Bellas

Hierarchical Clustering Using Reconfigurable Devices 327
Shobana Padmanabhan, Moshe Looks, Dan Legorreta, Young Cho, and John Lockwood

CAD Tool for FPGAs with Embedded Hard Cores for Design Space Exploration of Future Architectures 329
S. Dai and E. Bozorgzadeh

A Scalable Architecture for RSA Cryptography on Large FPGAs 331
Allen Michalski and Duncan Buell

Design of a Reconfigurable Processor for NIST Prime Field ECC 333
Kendall Ananyi and Daler Rakhmatov

Switch Box Architectures for Three-Dimensional FPGAs 335
Aman Gayasen, N. Vijaykrishnan, Mahmut Kendemir, and Arif Rahman

A Scalable Hybrid Regular Expression Pattern Matcher 337
James Moscola, Young H. Cho, and John W. Lockwood

Hardware/Software Co-design Architecture for Lattice Decoding Algorithms 339
Cao Liang, Jing Ma, and Xinming Huang

High Performance Feature Detection on a Reconfigurable Co-processor 341
Jia Ming Mar, Alessandro Bissacco, Stefano Soatto, and Soheil Ghiasi

DSynth: A Pipeline Synthesis Environment for FPGAs 343
Michael Wirthlin and Welson Sun

Template-Based Generation of Streaming Accelerators from a High Level Representation 345
Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, and Dan Linzmeier

Scalable Hardware Architecture for Real-Time Dynamic Programming Applications 347
Brad Matthews and Itamar Elhanany

Open Source High Performance Floating-Point Modules 349
K. Scott Hemmert and Keith D. Underwood

A Reconfigurable Cluster-on-Chip Architecture with MPI Communication Layer 351
J. A. Williams, I. Syed, J. Wu, and N. W. Bergmann

Author Index 353