

International Symposium on Code Generation and Optimization

CGO 2007

11-14 March 2007 • San Jose, California

Co-sponsored by

IEEE Computer Society TC-uARCH

Association for Computing Machinery SIGMICRO

Association for Computing Machinery SIGPLAN



Los Alamitos, California
Washington • Tokyo



Proceedings

CGO 2007

Table of Contents

Message from the General Chairs	x
Message from the Program Chairs	xi
Organizing Committee	xii
Reviewers	xiv
Corporate Sponsors	xv

WORKSHOPS

ODES: 5th Workshop on Optimizations for DSP and Embedded Systems

Co-Chairs: Deepu Talla (Texas Instruments) and Tom Vander Aa (IMEC)

Workshop on Data-Parallel Programming Models for Many-Core Architectures

Organizers: Anwar Ghuloum (Intel) and Matthew Papakipos (Peakstream)

EPIC-6: Workshop on EPIC Architectures and Compiler Technology

Co-Chairs: Rick Hank (HP) and Sebastian Winkel (Intel)

STMCS: Second Workshop on Software Tools for Multi-Core Systems

Organizer: Mary Hall (USC/ISI)

TUTORIALS

GCC Internals

Organizer: Diego Novillo (Red Hat Canada)

Open64, The Open Source High Performance Compiler for Servers, Embedded Systems and Compiler/Architecture Research

Organizers: Shin-Ming Liu (HP), Pen-Chung Yew (University of Minnesota), Sun Chan (Simplight Nanoelectronics), Shengyuan Wang (Tsinghua University), and Yuan Dong (Tsinghua University)

Practical Phoenix: A Hands-On Tutorial

Organizers: Andy Ayers and Yan Xu (Microsoft)

Keynotes

- GPU Computing: Programming a Massively Parallel Processor..... 17
Ian Buck (NVIDIA, GPU-Compute Software Manager)
- Parallel Programming Environment: A Key to Translating Tera-Scale Platforms
into a Big Success..... 18
Jesse Fang (Intel, Director of Programming Systems Lab)

Transactions

Chair: Christos Kozyrakis, Stanford University

- Understanding Tradeoffs in Software Transactional Memory.....21
*Dave Dice (Sun Microsystems) and Nir Shavit (Sun Microsystems and
Tel-Aviv University)*
- Code Generation and Optimization for Transactional Memory Constructs
in an Unmanaged Language34
*Cheng Wang (Intel Corporation), Wei-Yu Chen (University of California, Berkeley),
Youfeng Wu, Bratin Saha, and Ali-Reza Adl-Tabatabai (Intel Corporation)*

Run-Time Optimization and JIT

Chair: Cliff Click, Azul Systems

- Run-Time Support for Optimizations Based on Escape Analysis49
Thomas Kotzmann and Hanspeter Mössenböck (Johannes Kepler University Linz)
- Evaluating Indirect Branch Handling Mechanisms in Software Dynamic
Translation Systems.....61
*Jason D. Hiser, Daniel Williams, Wei Hu, Jack W. Davidson (University of Virginia),
Jason Mars, and Bruce R. Childers (University of Pittsburgh)*
- Persistent Code Caching: Exploiting Code Reuse across Executions and Applications 74
*Vijay Janapa Reddi (Harvard University), Dan Connors (University of Colorado at Boulder),
Robert Cohn (Intel), and Michael D. Smith (Harvard University)*

Optimization I

Chair: Teresa Johnson, Hewlett Packard

- Virtual Cluster Scheduling through the Scheduling Graph 89
*Josep M. Codina (UPC and Intel Barcelona Research Center),
Jesús Sánchez (Intel Barcelona Research Center, UPC), and
Antonio González (UPC and Intel Barcelona Research Center)*
- On the Complexity of Register Coalescing 102
Florent Bouchez, Alain Darte, and Fabrice Rastello (LIP UMR CNRS-ENS Lyon-UCB Lyon-Inria)
- A Dimension Abstraction Approach to Vectorization in Matlab..... 115
Neil Birkbeck, Jonathan Lévesque, and José Nelson Amaral (University of Alberta)

Guiding Optimizations

Chair: Andy Ayers, Microsoft

Microarchitecture Sensitive Empirical Models for Compiler Optimizations	131
<i>Kapil Vaswani, Matthew J. Thazhuthaveetil, Y. N. Srikant (Indian Institute of Science, Bangalore), and P. J. Joseph (Freescale, India)</i>	
Iterative Optimization in the Polyhedral Model: Part I, One-Dimensional Time	144
<i>Louis-Noël Pouchet, Cédric Bastoul, Albert Cohen, and Nicolas Vasilache (INRIA Futurs and Paris-Sud University)</i>	
Evaluating Heuristic Optimization Phase Order Search Algorithms	157
<i>Prasad A. Kulkarni, David B. Whalley, Gary S. Tyson (Florida State University), and Jack W. Davidson (University of Virginia)</i>	
Loop Optimization Using Hierarchical Compilation and Kernel Decomposition	170
<i>Denis Barthou (Université de Versailles Saint-Quentin), Sebastien Donadio (Université de Versailles Saint-Quentin and BULL SA), Patrick Carribault (BULL SA, LRC ITACA, CEA/DAM, Université de Versailles Saint-Quentin), Alexandre Duchateau (LRC ITACA, CEA/DAM, Université de Versailles Saint-Quentin), and William Jalby (Université de Versailles Saint-Quentin and LRC ITACA, CEA/DAM)</i>	

Profiling and Instrumentation

Chair: Michael Paleczny, Sun

Rapidly Selecting Good Compiler Optimizations Using Performance Counters	185
<i>John Cavazos (University of Edinburgh), Grigori Fursin (INRIA Futurs and Paris-Sud University), Felix Agakov, Edwin Bonilla, Michael F. P. O'Boyle (University of Edinburgh), and Olivier Temam (INRIA Futurs and Paris-Sud University)</i>	
Shadow Profiling: Hiding Instrumentation Costs with Parallelism	198
<i>Tipp Moseley, Alex Shye, Vijay Janapa Reddi, Dirk Grunwald (University of Colorado at Boulder), and Ramesh Peri (Intel)</i>	
SuperPin: Parallelizing Dynamic Instrumentation for Real-Time Performance	209
<i>Steven Wallace (Intel) and Kim Hazelwood (University of Virginia)</i>	

Special Issues

Chair: Jens Knoop, TU Vienna, Austria

Compilation Techniques for Real-Time Java Programs	221
<i>Mike Fulton and Mark Stoodley (IBM Canada)</i>	
Compiler-Directed Variable Latency Aware SPM Management to Cope with Timing Problems	232
<i>O. Ozturk, G. Chen, M. Kandemir (Pennsylvania State University), and M. Karakoy (Imperial College)</i>	
Compiler-Managed Software-Based Redundant Multi-threading for Transient Fault Detection	244
<i>Cheng Wang, Ho-seop Kim, Youfeng Wu, and Victor Ying (Intel)</i>	

Optimization II

Chair: Nacho Navarro, UPC, Spain

Graph-Based Procedural Abstraction	259
<i>A. Dreweke, M. Wörlein (University of Erlangen-Nuremberg), I. Fischer (University of Konstanz), D. Schell (University of Erlangen-Nuremberg), T. Meinl (University of Konstanz), and M. Philippsen (University of Erlangen-Nuremberg)</i>	
Structure Layout Optimization for Multithreaded Programs	271
<i>Easwaran Raman (Princeton University), Robert Hundt, and Sandya Mannarswamy (Hewlett-Packard)</i>	
Code Compaction of an Operating System Kernel	283
<i>Haifeng He, John Trimble, Somu Perianayagam, Saumya Debray, and Gregory Andrews (University of Arizona)</i>	

Memory Optimizations

Chair: Olof Lindholm, BEA

Ubiquitous Memory Introspection	299
<i>Qin Zhao (Singapore-MIT Alliance and National University of Singapore), Rodric Rabbah (IBM T.J. Watson Research Center), Saman Amarasinghe, Larry Rudolph (Singapore-MIT Alliance and Massachusetts Institute of Technology), and Weng-Fai Wong (Singapore-MIT Alliance and National University of Singapore)</i>	
Pipelined Execution of Critical Sections Using Software-Controlled Caching in Network Processors	312
<i>Jinquan Dai, Long Li, and Bo Huang (Intel China Software Center)</i>	
Isla Vista Heap Sizing: Using Feedback to Avoid Paging	325
<i>Chris Grzegorzcyk, Sunil Soman, Chandra Krintz, and Rich Wolski (University of California at Santa Barbara)</i>	

Novel Architectures

Chair: Carol Eidt, Microsoft

Exploiting Narrow Accelerators with Data-Centric Subgraph Mapping	341
<i>Amir Hormati, Nathan Clark, and Scott Mahlke (University of Michigan-Ann Arbor)</i>	
Heterogeneous Clustered VLIW Microarchitectures	354
<i>Alex Aletà (UPC), Josep M. Codina, Antonio González (UPC and Intel Barcelona Research Center), and David Kaeli (Northeastern University)</i>	
Profile-Assisted Compiler Support for Dynamic Predication in Diverge-Merge Processors	367
<i>Hyesoon Kim, José A. Joao (University of Texas at Austin), Onur Mutlu (Microsoft Research), and Yale N. Patt (University of Texas at Austin)</i>	

Author Index	379
---------------------------	-----