

2006 NORCHIP

20 - 21 November 2006

Linkoping, Sweden

TABLE OF CONTENTS

Design of a Linearly Assisted Switcher for a Supply Modulated RF Transmitter	1
<i>Timo Rahkonen, Olli-Pekka Jokitalo</i>	
1 GHz Class E RF Power Amplifier For A Polar Transmitter	5
<i>Simo Hietakangas, Timo Rautio, Timo Rahkonen</i>	
Comparative Study of Synthesis for Asynchronous and Synchronous Cache Controllers	11
<i>Johanna Tuominen, Tero Säntti, Juha Plosila</i>	
A Clock Gating Circuit for Globally Asynchronous Locally Synchronous Systems	15
<i>Jonas Carlsson, Kent Palmkvist, Lars Wanhammar</i>	
Programmable SiGe BiCMOS Low-Pass Filter for a Multicarrier WCDMA Base-Station Receiver	19
<i>Ville Saari, Jussi Mustola, Jarkko Jussila, Jussi Rynnänen, Saska Lindfors, Kari Halonen</i>	
A Low-Power Phase-Locked Loop for UWB Applications.	23
<i>Tapio Rapinoja, Kari Stadius, Kari Halonen</i>	
Low-Noise Amplifiers for WCDMA Base-Station Receiver.	27
<i>T. Tikka, J. Rynnänen, K. Halonen</i>	
High Performance, Low Latency FPGA based Floating Point Adder and Multiplier Units in a Virtex 4	31
<i>Per Karlström, Andreas Ehliar, Dake Liu</i>	
An Energy-Efficient 32-bit Multiplier Architecture in 90-nm CMOS.	35
<i>Nasir Mehmood, Martin Hansson, Atila Alvandpour</i>	
Conversion and Addition in Logarithmic Number Systems Using a Sum of Bit-Products	39
<i>Kenny Johansson, Oscar Gustafsson, Lars Wanhammar</i>	
A Frequency Domain Method for Blind Identification of Timing Mismatches in Time-Interleaved ADCs	45
<i>Christian Vogel</i>	
On the power consumption of analog to digital converters.	49
<i>Christer Svensson, Stefan Andersson, Peter Bogner</i>	
Interconnect Characterization Flow for Minimal-Segment Model Selection	53
<i>Daniel A. Andersson, Lars "J" Svensson, Per Larsson-Edefors</i>	
Experiments with Floating Gate Devices in 0.18 and 0.13 Micron CMOS Technologies	59
<i>Mikko Pänkäälä, Janne Maunu, Mika Laiho, Ari Paasio</i>	
Large and Small Signal Distortion Analysis Using Modified Volterra Series.	63
<i>Ioannis Sarkas, Dimitrios Mavridis, George Papadopoulos</i>	
Negative Power Devices and Absolute Negative Resistance: Their Energy Behavior	67
<i>Rainer Taniloo</i>	
High PSRR Class AB Power Amplifier	71
<i>Mikko Loikkanen, Juha Kostamovaara</i>	
CMOS Impulse Radar	75
<i>Håkon A. Hjortland, Dag T. Wisland, Tor Sverre Lande, Claus Limbodal, Kjetil Meisal</i>	
1/f Noise Characterization in CMOS Transistors in 0.13µm Technology.	81
<i>Jelena Citakovic, Lars J. Stenberg, Pietro Andreani</i>	
CMOS Logic Gates Based on the Minimum Theoretical Number of Transistor in Series.	85
<i>Felipe R. Schneider, André I. Reis, Renato P. Ribas</i>	
Programmable Reference Generator for On-Chip Measurement.	89
<i>E. Backenius, E. Säll, K. Ola Andersson, M. Vesterbacka</i>	
A Layered Approach to Estimating Power Consumption	93
<i>Sandro Penolazzi, Ahmed Hemani</i>	
Piece-wise modelling – bringing the essentials of MOSFET modelling to a new student generation	99
<i>Kjell Jeppson</i>	
A 62dB SFDR, 500MSPS, 15mW Open-Loop Track-and-Hold Circuit	103
<i>Pieter Harpe, Athan Zanicopoulos, Hans Hegt, Arthur van Roermund</i>	
VLSI Implementation of the List Sphere Algorithm	107
<i>M. Wenk, A. Burg, M. Zellweger, C. Studer, W. Fichtner</i>	
Design of Cascade-Compensated Opamps Based on Settling Time and Open-Loop Parameters.	111
<i>Hamed Aminzadeh, Mohammad Danaie, Reza Lotfi</i>	
An Associative Neuron Group Microchip with analog EEPROM weight matrix in a standard 0.35 µm CMOS	117
<i>Arto Rantala, Pentti Haikonen, Markku Åberg</i>	

High CMRR, Low Power and Wideband Current-Mode Instrumentation Amplifier	121
<i>Behnam Babaei, Sattar Mirzakhaki</i>	
Analog Modulo Integrator For Use In Open-Loop Sigma-Delta Modulators	125
<i>Carsten Wulff, Øystein Knauserud, Trond Ytterdal</i>	
A Proposed Stability Characterization and Verification Method for High-Order Single-Bit Delta-Sigma Modulators	129
<i>Ståle Andreas Skogstad, Mats Erling Høvin</i>	
An RF Sampling Radio Frontend Based on $\Sigma\Delta$ -Conversion.	133
<i>Anton Blad, Christer Svensson, Håkan Johansson, Stefan Andersson</i>	
Combined Test Data Compression and Abort-on-Fail Testing	137
<i>Erik Larsson</i>	
Hybrid BIST Scheduling for NoC-Based SoCs	141
<i>Gert Jervan, Tatjana Shchenova, Raimund Ubar</i>	
A Matlab/Octave Simulation Workbench for Multi-Antenna Software Defined Radio	145
<i>Svante Signell, Jinliang Huang</i>	
Software Defined Radio – Vision or Reality	149
<i>Christer Svensson</i>	
Development Environment for EER and Envelope Tracking RF transmitters	151
<i>Timo Rautio, Simo Hietakangas, Timo Rahkonen</i>	
Investigation of Polar Transmitters for WCDMA Handset Applications	155
<i>Yonghui Huang, Jan Hvolgaard Mikkelsen, Torben Larsen</i>	
6-bit Flash ADC with Dynamic Element Matching	159
<i>Erik Säll, Mark Vesterbacka</i>	
A PLL-Based Real-Time Adaptation Circuit for Digital Error Correction of a Pipeline A/D Converter	163
<i>Juha Karttunen, Timo Rahkonen</i>	
Distributed Bus Arbitration Algorithm Comparison on FPGA Based MPEG-4 Multiprocessor SoC	167
<i>Ari Kulmala, Erno Salminen, Timo D. Hämäläinen</i>	
An Efficient Parallel Architecture for Matrix Computations	171
<i>Ardavan Pedram, Masoud Daneshalab, Sied Mehdi Fakhraie</i>	
A semi-distributed control system for application management in a NoC-based architecture	175
<i>Romain Lemaire, Yves Durand, Didier Lattard, Ahmed Jerraya</i>	
Low-Complexity and Low-Power Color Space Conversion for Digital Video	179
<i>Kjell Holm, Oscar Gustafsson</i>	
Service-oriented Approaches for the Operation of large on-chip Networks	183
<i>Claas Cornelius, Hendrik Bohn, Dirk Timmermann</i>	
Reduction of Simultaneous Switching Noise in Digital Circuits	187
<i>E. Backenius, M. Vesterbacka</i>	
On Performance Improvement of Concurrent Applications Using Simultaneous Multithreaded Processors as NoC Resources	191
<i>Ruxandra Pop, Shashi Kumar</i>	
Evaluation of Dual-Rail CMOS Logic Styles for Self-Timed Circuits	197
<i>Giovani H. Sartori, Renato P. Ribas, André I. Reis</i>	
Non-overlapping Set of Efficient Assertions	201
<i>M. Riazati, S. Mohammadi, Z. Navabi</i>	
A Balanced Ternary Multiplication Circuit Using Recharged Semi-Floating Gate Devices	205
<i>Henning Gundersen, Yngvar Berg</i>	
Linear Phase Orthogonal Cosine Modulated N-Band Wavelets for Image Compression	209
<i>K.M.Abdul Hameed, Elizabeth Elias</i>	
Clock Manipulation for Heterogeneous Emulation Environment	213
<i>Peeter Ellervee, Anton Arhipov, Kalle Tammemäe</i>	
The Hardware Synthesis of a Java Subset	217
<i>Robert Thomson, Vassilios Chouliaras, David Mulvaney</i>	
Off-line Testing of Crosstalk Induced Glitch Faults in NoC Interconnects	221
<i>Tomas Bengtsson, Shashi Kumar, Raimund Ubar, Artur Jutman</i>	
Power Analysis of Arbitration Techniques for AMBA AHB based Reconfigurable System-on –Chip	227
<i>Prakash Srinivasan, Adeoye Olugbon, Ali Ahmadiania, Ahmet T Erdogan, Tughrul Arslan</i>	
A novel approach to negative feedback in RX front-ends	231
<i>Luca Vandi, Pietro Andreani, Tobias Tired, Sven Mattisson</i>	
A Direct-Conversion RF Front-End in a 65-nm CMOS	235
<i>J. Kaukoviuri, J. Rynnänen, K. A. I. Halonen</i>	

A 0.18 μ m CMOS Direct RF Sampling Mixer for DECT Applications	239
<i>Mikael Buskov, Steffen Holst, Jan Hvolgaard Mikkelsen, Jan Prummel, Arjan Leeuwenburgh, Poul Olesen, Dan D. Hermansen, Thomas Jørgensen, Torben Larsen</i>	
Design of Fourth Order Digital PLLs Using Filter Prototypes	243
<i>Brian Daniels, Ronan Farrell</i>	
High-Level Design Flow for All-Digital PLLs	247
<i>Silvia Dondi, Roland Strandberg, Magnus Nilsson, Andrea Boni, Pietro Andreani</i>	
Ultra-Fast Locking, Low Jitter, Auto-Ranging Phase-Locked Loop	251
<i>Eugene O'Sullivan, Carel J Lombaard, Dermot McSweeney, Brendan O'Regan, Ian Kennedy, Sean Foley</i>	
Millimeter-Wave Integrated Circuit Design for Wireless and Radar Applications	257
<i>Tom K. Johansen, Viktor Krozer, Jens Vidkjær, Dzenan Hadziabdic, Torsten Djurhuus</i>	
A Micropower Front-End for Capacitive Microaccelerometers	261
<i>Mika Kämäräinen, Mikko Saukoski, Kari Halonen</i>	
Upconverting Capacitance-to-Voltage Converter for Readout of a Micromechanical Gyroscope	267
<i>Lasse Aaltonen, Mikko Saukoski, Kari Halonen</i>	
Architecture and Circuit Design for Color X-Ray Pixel Array Detector Read-out Electronics	271
<i>Suliman Abdalla, Bengt Oelmann, Mattias O'Nils, Jan Lundgren</i>	
Extending Lifetime of Wireless Sensor Networks using Forward Error Correction	277
<i>Suresh Upendra Donapudi, Christian Olesen Obel, Jan Madsen</i>	
Versatile Processor for GF(p^m) Arithmetic for use in Cryptographic Applications	281
<i>A. Byrne, W.P. Marnane</i>	
SystemC-defined SIMD instructions for a CMP/SMT ASIC platform	285
<i>V. A. Chouliaras, K. Koutsomyti, T. Jacobs, S. Parr, D. Mulvaney, R. Thomson</i>	
Two-dimensional two channel FIR signal adapted filter banks	289
<i>Sheeba V S, Elizabeth Elias</i>	
Efficient Algorithm and System Architecture for the Suppression of MPEG Artifacts	293
<i>Michael Smed Kristensen, Søren Birk Sørensen, Yannick Le Moullec, Peter Koch</i>	