

# **2007 IEEE 13th International Symposium on High Performance Computer Architecture**

**Scottsdale, AZ  
February 10-14, 2007**



**IEEE Catalog Number:**  
**ISBN:**

**07TH8930**  
**1-4244-0804-0**

# Table of Contents

<b>An Adaptive Shared/Private NUCA Cache Partitioning Scheme for Chip Multiprocessors.....</b>	<b>1</b>
<i>Haakon Dybdahl, Per Stenstrom</i>	
<b>Evaluating MapReduce for Multi-core and Multiprocessor Systems.....</b>	<b>12</b>
<i>Colby Ranger, Ramanan Raghuraman, Arun Penmetsa, Gary Bradski, Christos Kozyrakis</i>	
<b>Extending Multicore Architectures to Exploit Hybrid Parallelism in Single-thread Applications.....</b>	<b>24</b>
<i>Hongtao Zhong, Steven A. Lieberman, and Scott A. Mahlke</i>	
<b>Implications of Device Timing Variability on Full Chip Timing.....</b>	<b>36</b>
<i>Murali Annavaram, Ed Grochowski, Paul Reed</i>	
<b>Optical Interconnect Opportunities for Future Server Memory Systems.....</b>	<b>45</b>
<i>Y. Katayama and A. Okazaki</i>	
<b>Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers.....</b>	<b>50</b>
<i>Santhosh Srinath, Onur Mutlu, Hyesoon Kim, Yale N. Patt</i>	
<b>Improving Branch Prediction and Predicated Execution in Out-of-Order Processors.....</b>	<b>62</b>
<i>Eduardo Quiñones, Joan-Manuel Parcerisa, Antonio Gonzales</i>	
<b>Accelerating and Adapting Precomputation Threads for Efficient Prefetching.....</b>	<b>72</b>
<i>Weifeng Zhang, Dean M. Tullsen, Brad Calder</i>	
<b>Petascale Computing Research Challenges- A Manycore Perspective .....</b>	<b>83</b>
<i>Steve Pawlowski</i>	
<b>A Scalable, Non-blocking Approach to Transactional Memory.....</b>	<b>84</b>
<i>Hassan Chafi, Jared Casper, Brian D. Carlstrom, Austen McDonald, Chi Cao Minh, Woongki Baek, Christos Kozyrakis, Kunle Olukotun</i>	
<b>Fully-Buffered DIMM Memory Architectures: Understanding Mechanisms, Overheads and Scaling.....</b>	<b>96</b>
<i>Brinda Ganesh, Aamer Jaleel, David Wang, and Bruce Jacob</i>	
<b>HARD: Hardware-Assisted Lockset-based Race Detection.....</b>	<b>108</b>
<i>Pin Zhou, Radu Teodorescu and Yuanyuan Zhou</i>	
<b>Colorama: Architectural Support for Data-Centric Synchronization.....</b>	<b>120</b>
<i>Luis Ceze, Pablo Montesinos, Christoph von Praun and Josep Torrellas</i>	
<b>Error Detection via Online Checking of Cache Coherence with Token Coherence Signatures.....</b>	<b>132</b>
<i>Albert Meixner, Daniel J. Sorin</i>	
<b>A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures.....</b>	<b>144</b>
<i>Ricardo Fernandez-Pascual, Jose M. Garcia, Jose Duato</i>	
<b>Perturbation-based Fault Screening.....</b>	<b>156</b>
<i>Paul Racunas, Kypros Constantinides, Srilatha Manne, and Shubhendu S. Mukherjee</i>	
<b>Application-Level Correctness and its Impact on Fault Tolerance.....</b>	<b>168</b>
<i>Xuanhua Li and Donald Yeung</i>	
<b>Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors.....</b>	<b>180</b>
<i>Kiran Puttaswamy, Gabriel H. Loh</i>	
<b>Modeling and Managing Thermal Profiles of Rack-mounted Servers with ThermoStat.....</b>	<b>192</b>
<i>Jeonghwan Choi, Youngjae Kim, Anand Sivasubramaniam, Jelena Srebric, Qian Wang, Joonwon Lee</i>	
<b>Liquid SIMD: Abstracting SIMD Hardware using Lightweight Dynamic Mapping.....</b>	<b>203</b>
<i>Nathan Clark, Amir Hormati, Sami Yehia, Scott Mahlke, Krisztian Flautner</i>	
<b>Interactions Between Compression and Prefetching in Chip Multiprocessors.....</b>	<b>215</b>
<i>Alaa R. Alameldeen, David A. Wood</i>	

# Table of Contents

<b>A Memory-Level Parallelism Aware Fetch Policy for SMT Processors .....</b>	<b>227</b>
<i>Stijn Eyeman, Lieven Eeckhout</i>	
<b>Line Distillation: Increasing Cache Capacity by Filtering Unused Words in Cache Lines .....</b>	<b>237</b>
<i>Moinuddin K. Qureshi, M. Aater Suleman, Yale N. Patt</i>	
<b>Researching Novel Systems: To Instantiate, Emulate, Simulate, or Analyticate? .....</b>	<b>247</b>
<i>No Author Listed</i>	
<b>LogTM-SE: Decoupling Hardware Transactional Memory from Caches .....</b>	<b>248</b>
<i>Luke Yen, Jayaram Bobba, Michael R. Marty, Kevin E. Moore, Haris Volos, Mark D. Hill, Michael M. Swift, David A. Wood</i>	
<b>MemTracker: Efficient and Programmable Support for Memory Access Monitoring and Debugging.....</b>	<b>260</b>
<i>Guru Venkataramani, Brandyn Roemer, Yan Solihin, Milos Prvulovic</i>	
<b>A Burst Scheduling Access Reordering Mechanism .....</b>	<b>272</b>
<i>Jun Shao and Brian T. Davis</i>	
<b>Exploiting Postdominance for Speculative Parallelization.....</b>	<b>282</b>
<i>Mayank Agarwal, Kshitiz Malik, Kevin M. Woley, Sam S. Stone and Matthew I. Frank</i>	
<b>Concurrent Direct Network Access for Virtual Machine Monitors.....</b>	<b>293</b>
<i>Paul Willmann, Jeffrey Shafer, David Carr, Aravind Menon, Scott Rixner, Alan L. Cox, Willy Zwaenepoel</i>	
<b>A Domain-Specific On-Chip Network Design for Large Scale Cache Systems.....</b>	<b>305</b>
<i>Yuho Jin, Eun Jung Kim, Ki Hwan Yum</i>	
<b>An Adaptive Cache Coherence Protocol Optimized for Producer-Consumer Sharing .....</b>	<b>315</b>
<i>Liqun Cheng and John B. Carter, Donglai Dai</i>	
<b>Illustrative Design Space Studies with Microarchitectural Regression Models.....</b>	<b>327</b>
<i>Benjamin C. Lee and David M. Brooks</i>	