

2007 Asia and South Pacific Design Automation Conference

**Yokohama, Japan
23-26 January 2007**

Volume 1 of 2



IEEE Catalog Number:
ISBN:

07EX1525
1-4244-0629-3

Table of Contents

Design of Active Substrate Noise Canceller using Power Supply di/dt Detector	1
<i>Taisuke Kazama, Toru Nakura, Makoto Ikeda, Kunihiro Asada</i>	
A 20 Gbps Scalable Load Balanced Birkhoff-von Neumann Symmetric TDM Switch IC with SERDES Interfaces	3
<i>Yu-Hao Hsu, Min-Sheng Kao, Hou-Cheng Tzeng, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu</i>	
Reconfigurable CMOS Low Noise Amplifier Using Variable Bias Circuit for Self Compensation	5
<i>Satoshi Fukuda, Daisuke Kawazoe, Kenichi Okada, Kazuya Masu</i>	
Psuedo-Millimeter-Wave Up-Conversion Mixer with On-Chip Balun for Vehicular Radar Systems.....	7
<i>Ivan Chee Hong, Minoru Fujishima</i>	
Improving Execution Speed of FPGA using Dynamically Reconfigurable Technique Combinational Logic Sequential Execution	9
<i>Roel Pantonial, Ashfaquzzaman Khan, Naoto Miyamoto, Koji Kotani, Shigetoshi Sugawa, Tadahiro Ohmi</i>	
Single-Issue 1500MIPS Embedded DSP with Ultra Compact Codes.....	11
<i>Li-Chun Lin, Shih-Hao Ou, Tay-Jyi Lin, Siang-Den Deng, Chih-Wei Liu</i>	
A Highly Integrated 8mW H.264/AVC Main Profile Real-time CIF Video Decoder on a 16MHz SoC Platform.....	13
<i>Huan-Kai Peng, Chun-Hsin Lee, Jian-Wen Chen, Tzu-Jen Lo, Yung-Hung Chang, Sheng-Tsung Hsu, Yuan-Chun Lin, Ping Chao, Wei-Cheng Hung, Kai-Yuan Jan</i>	
Configurable AMBA On-Chip Real-Time Signal Tracer	15
<i>Chung-Fu Kao, Chi-Hung Lin, Ing-Jer Huang</i>	
Implementation of a Standby-Power-Free CAM Based on Complementary Ferroelectric-Capacitor Logic	17
<i>S. Matsunaga, T. Hanyu, H. Kimura, T. Nakamura, H. Takasu</i>	
A Multi-Drop Transmission-Line Interconnect in Si LSI.....	19
<i>Junki Seita, Hiroyuki Ito, Kenichi Okada, Takashi Sato, Kazuya Masu</i>	
A 10Gbps/channel On-Chip Signaling Circuit with an Impedance-Unmatched CML Driver in 90nm CMOS Technology.....	21
<i>Takeshi Kuboki, Akira Tsuchiya, Hidetoshi Onodera</i>	
A 90nm 8×16 FPGA Enhancing Speed and Yield Utilizing Within-Die Variations.....	23
<i>Y. Sugihara, M. Kotani, K. Katsuki, K. Kobayashi, H. Onodera</i>	
A 0.35um CMOS 1,632-gate-count Zero-Overhead Dynamic Optically Recon.gurable Gate Array VLSI	25
<i>Minoru Watanabe, Fuminori Kobayashi</i>	
Low-Power High-Speed 180-nm CMOS Clock Drivers	27
<i>Tadayoshi Enomoto, Suguru Nagayama, Nobuaki Kobayashi</i>	
Fast Analytic Placement using Minimum Cost Flow.....	29
<i>Ameya R. Agnihotri, Patrick H. Madden</i>	
FastPlace 3.0: A Fast Multilevel Quadratic Placement Algorithm with Placement Congestion Control	36
<i>Natarajan Viswanathan, Min Pan, Chris Chu</i>	
Hippocrates: First-Do-No-Harm Detailed Placement	42
<i>Haoxing Ren, David Z. Panf, Charles J. Alpert, Gi-Joon Nam, Paul Villarrubia</i>	
ECO-system: Embracing the Change in Placement	48
<i>Jarrold A. Roy, Igor L. Markov</i>	
Bisection Based Placement for the X Architecture	54
<i>Satoshi Ono, Sameer Tilak, Patrick H. Madden</i>	
Slack-based Bus Arbitration Scheme for Soft Real-time Constrained Embedded Systems.....	60
<i>Minje Jun, Kwanhu Bang, Hyuk-Jun Lee, Eui-Young Chung, Naehyuck Chang</i>	

Table of Contents

A Precise Bandwidth Control Arbitration Algorithm for Hard Real-Time SoC Buses	66
<i>Bu-Ching Lin, Geeng-Wei Lee, Juinn-Dar Huang, Jing-Yang Jou</i>	
Communication Architecture Synthesis of Cascaded Bus Matrix	72
<i>Junhee Yoo, Sungjoo Yoo, Kiyoungh Choi</i>	
Topology exploration for energy efficient intra-tile communication	79
<i>Jin Guo, Antonis Papanikolaou, Francky Catthoor</i>	
Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms	85
<i>Krishnan Srinivasan, Karam S. Chatha, Goran Konjevod</i>	
Thermal-driven Symmetry Constraint for Analog Layout with CBL Representation	92
<i>Jiayi Liu, Sheqin Dong, Yuchun Ma, Di Long, Xianlong Hong</i>	
A Graph Reduction Approach to Symbolic Circuit Analysis	98
<i>Guoyong Shi, Weiwei Chen, C.-J. Richard Shi</i>	
Robust Analog Circuit Sizing Using Ellipsoid Method and Affine Arithmetic	104
<i>Xuexin Liu, Wai-Shing Luk, Yu Song, Pushan Tang, Xuan Zeng</i>	
WCOMP: Waveform Comparison Tool for Mixed-signal Validation Regression in Memory Design	110
<i>Peng Zhang, Wai-Shing Luk, Yu Song, Jiarong Tong</i>	
Structured Placement with Topological Regularity Evaluation	116
<i>Shigetoshi NAKATAKE</i>	
Modeling Sub-90nm On-Chip Variation Using Monte Carlo Method for DFM.....	122
<i>Jun-Fu Huang, Victor C.Y. Chang, Sally Liu, Kelvin Y.Y. Doong, Keh-Jeng Chang</i>	
DFM reality in sub-nanometer IC design	127
<i>Nishath Verghese, Philippe Hurat</i>	
DFM/DFY practices during physical designs for timing, signal integrity, and power	133
<i>Shi-Hao Chen, Ke-Cheng Chu, Jiing-Yuan Lin, Cheng-Hong Tsai</i>	
Recent Research and Emerging Challenges in Physical Design for Manufacturability/Reliability	139
<i>Chung-Wei Lin, Ming-Chao Tsai, Kuang-Yao Lee, Tai-Chen Chen, Ting-Chi Wang, Yao-Wen Chang</i>	
A Novel Performance-Driven Topology Design Algorithm.....	145
<i>Min Pan, Chris Chu, Priyadarshan Patra</i>	
FastRoute 2.0: A High-quality and Efficient Global Router.....	151
<i>Min Pan, Chris Chu</i>	
DpRouter: A Fast and Accurate Dynamic-Pattern-Based Global Routing Algorithm	157
<i>Zhen Cao, Tong Jing, Jinjun Xiong, Yu Hu, Lei He, Xianlong Hong</i>	
A Fast and Stable Algorithm for Obstacle-Avoiding Rectilinear Steiner Minimal Tree Construction	163
<i>Pei-Ci Wu, Jih-Rong Gao, Ting-Chi Wang</i>	
A Theoretical Study on Wire Length Estimation Algorithms for Placement with Opaque Blocks	169
<i>Tan Yan, Shuting Li, Yasuhiro Takashima, Hiroshi Murata</i>	
LEAF: A System Level Leakage-Aware Floorplanner for SoCs.....	175
<i>Aseem Gupta, Nikil D. Dutt, Fadi J. Kurdahi, Kamal S. Khouri, Magdy S. Abadir</i>	
Protocol Transducer Synthesis using Divide and Conquer approach.....	181
<i>Shota Watanabe, Kenshu Seto, Yuji Ishikawam, Satoshi Komatsu, Masahiro Fujita</i>	
A Processor Generation Method from Instruction Behavior Description Based on Specification of Pipeline Stages and Functional Units.....	187
<i>Takeshi SHIRO, Masaaki ABE, Keishi SAKANUSHI, Yoshinori TAKEUCHI, Masaharu IMAI</i>	
Power and Memory Bandwidth Reduction of an H.264/AVC HDTV Decoder LSI with Elastic Pipeline Architecture	193
<i>Kentaro Kawakami, Mitsuhiro Kuroda, Hiroshi Kawaguchi, Masahiko Yoshimoto</i>	

Table of Contents

Architectural Optimizations for Text to Speech Synthesis in Embedded Systems	199
<i>Soumyajit Dey, Monu Kedia, Anupam Basu</i>	
Deeper Bound in BMC by Combining Constant Propagation and Abstraction	205
<i>Roy Armoni, Limor Fix, Ranan Fraer, Tamir Heyman, Moshe Vardi, Yakir Vizel, Yael Zbar</i>	
Efficient BMC for Multi-Clock Systems with Clocked Specifications	211
<i>Malay K Ganai, Aarti Gupta</i>	
Symbolic Model Checking of Analog/Mixed-Signal Circuits.....	217
<i>David Walter, Scott Little, Nicholas Seegmiller, Chris J. Myers, Tomohiro Yoneda</i>	
Efficient Automata-Based Assertion-Checker Synthesis of SEREs for Hardware Emulation	225
<i>Marc Boule, Zeljko Zilic</i>	
Control-Flow Aware Communication and Conflict Analysis of	
Parallel Processes.....	231
<i>Axel Siebenborn, Alexander Viehl, Oliver Bringmann, Wolfgang Rosenstiel</i>	
Model-based Programming Environment of Embedded Software for MPSoC	237
<i>Soonhoi Ha</i>	
RTOS and Codesign Toolkit for Multiprocessor Systems-on-Chip	243
<i>Shinya Honda, Hiroyuki Tomiyama, Hiroaki Takada</i>	
Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems	249
<i>Jian-Jia Chen, Chuan-Yue Yang, Tei-Wei Kuo, Chi-Sheng Shih</i>	
Towards scalable and secure execution platform for embedded systems	257
<i>Junji Sakai, Hiroaki INOUE, Masato Eda</i>	
Passive Interconnect Macromodeling Via Balanced Truncation of Linear Systems in Descriptor Form	262
<i>Boyuan Yan, Sheldon X.-D. Tan, Pu Liu, Bruce McGaughy</i>	
Automated Extraction of Accurate Delay/Timing Macromodels of Digital Gates and Latches using Trajectory Piecewise Methods.....	268
<i>Sandeep Dabas, Ning Dong, Jaijeet Roychowdhury</i>	
Practical Implementation of Stochastic Parameterized Model Order Reduction via Hermite Polynomial Chaos	274
<i>Yi Zou, Yici Cai, Qiang Zhou, Xianlong Hong, Sheldon X.-D. Tan, Le Kang</i>	
Reduced-OrderWide-Band Interconnect Model Realization using Filter-Based Spline Interpolation	280
<i>Arthur Nieuwoudt, Mehboob Alam, Yehia Massoud</i>	
Frequency Selective Model Order Reduction via Spectral Zero Projection.....	286
<i>Mehboob Alam, Arthur Nieuwoudt, Yehia Massoud</i>	
Abstract, Multifaceted Modeling of Embedded Processors for System Level Design	291
<i>Gunar Schirner, Andreas Gerstlauer, Rainer Damer</i>	
Software Performance Estimation in MPSoC Design	297
<i>Marcio Oyamada, Flávio R. Wagner, Marius Bonaciu, Wander Cesario, Ahmed Jerraya</i>	
Flexible and Executable Hardware/Software Interface Modeling For Multiprocessor SoC Design Using SystemC	303
<i>Patrice Gerin, Hao Shen, Alexandre Chureau, Aimen Bouchhima, Ahmed Amine Jerraya</i>	
A Retargetable Software Timing Analyzer Using Architecture Description Language.....	309
<i>Xianfeng Li, Abhik Roychowdhury, Tulika Mitra, Prabhat Mishra, Xu Cheng</i>	
Automating Logic Rectification by Approximate SPFDs.....	315
<i>Yu-Shen Yan, Subarna Sinha, Andreas Veneris, Robert K. Brayton</i>	
BddCut: Towards Scalable Symbolic Cut Enumeration.....	321
<i>Andrew C. Ling, Jianwen Zhu, Stephen D. Brown</i>	

Table of Contents

Node Mergers in the Presence of Don't Cares	327
<i>Stephen M. Plaza, Kai-hui Chang, Igor L. Markov, Valeria Bertacco</i>	
Synthesis of Reversible Sequential Elements	333
<i>Min-Lun Chuang, Chun-Yao Wang</i>	
Recognition of Fanout-free Functions	339
<i>Tsung-Lin Lee, Chun-Yao Wang</i>	
Design tool solutions for mixed-signal/RF circuit design in CMOS nanometer technologies	345
<i>Georges G.E. Gielen</i>	
Challenges to Accuracy for the Design of Deep-Submicron RF-CMOS Circuits	351
Advanced tools for simulation and design of oscillators/PLLs	355
<i>Xiaolue Lai, Jaijeet Roychowdhury</i>	
Effective OpenMP Implementation and Translation For Multiprocessor System-On-Chip without Using OS	363
<i>Woo-Chul Jeun, Soonhoi Ha</i>	
A New Methodology for Interconnect Parasitics Extraction Considering Photo-Lithography Effects	369
<i>Ying Zhou, Zhuo Li, Yuxin Tian, Weiping Shi, Frank Liu</i>	
Simple and Accurate Models for Capacitance Increment due to Metal Fill Insertion	375
<i>Youngmin Kim, Dusan Petranovic, Dennis Sylvester</i>	
New Block-Based Statistical Timing Analysis Approaches Without Moment Matching	381
<i>Ruiming Chen, Hai Zhou</i>	
Parameter Reduction for Variability Analysis by Slice Inverse Regression (SIR) Method	387
<i>Alexander Mitev, Michael Marefat, Dongsheng Ma, Janet Wang</i>	
Stochastic Sparse-grid Collocation Algorithm (SSCA) for Periodic Steady-State Analysis of Nonlinear System with Process Variations	393
<i>Jun Tao, Xuan Zeng, Wei Cai, Yangfeng Su, Dian Zhou, Charles Chiang</i>	
Retiming for Synchronous Data Flow Graphs	399
<i>N. Liveris, C. Lin, J. Wang, H. Zhou, P. Banerjee</i>	
Signal-to-Memory Mapping Analysis for Multimedia Signal Processing	405
<i>Ilie I. Luican, Hongwei Zhu, Florin Balasa</i>	
MODLEX: A Multi Objective Data Layout EXploration Framework for Embedded Systems-on-Chip	411
<i>T.S. Rajesh Kumar, C.P. Ravikumar, R. Govindarajan</i>	
A Run-Time Memory Protection Methodology	417
<i>Udaya Seshun, Nagaraju Bussa, Bart Vermeulen</i>	
Short-Circuit Compiler Transformation: Optimizing Conditional Blocks	423
<i>Mohammad Ali Ghodrat, Tony Givargis, Alex Nicolau</i>	
Creating Explicit Communication in SoC Models Using Interactive Re-Coding	430
<i>Pramod Chandraiah, Junyu Peng, Rainer Domer</i>	
Optimization of Arithmetic Datapaths with Finite Word-Length Operands	436
<i>Sivaram Gopalakrishnan, Priyank Kalla, Florian Enescu</i>	
Exploiting Power-Area Tradeoffs in Behavioural Synthesis through clock and operations throughput selection	442
<i>M. A. Ochoa-Montiel, B. M. Al-Hashimi, P. Kollig</i>	
A Parameterized Architecture Model in High Level Synthesis for Image Processing Applications	448
<i>Yazhuo Dong, Yong Dou</i>	
High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs	454
<i>Deming Chen, Jason Cong, Yiping Fan, Zhiru Zhang</i>	

Table of Contents

Numerical Function Generators Using Edge-Valued Binary Decision Diagrams.....	460
<i>Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler</i>	
Clock Skew Scheduling with Delay Padding for Prescribed Skew Domains.....	466
<i>Chuan Lin, Hai Zhou</i>	
An Efficient Computation of Statistically Critical Sequential Paths Under Retiming	472
<i>Mongkol Ekpanyapong, Xin Zhao, Sung Kyu Lim</i>	
Fast Electrical Correction Using Resizing and Buffering	478
<i>Shrirang K. Karandikar, Charles J. Alpert, Mehmet C. Yildiz, Paul Villarrubia, Steve Quay, Tuhin Mahmud</i>	
SmartSmooth: A linear time convexity preserving smoothing algorithm for numerically convex data with application to VLSI design.....	484
<i>Sanghamitra Roy, Charlie Chung-Ping Chen</i>	
Modeling the Overshooting Effect for CMOS Inverter in Nanometer Technologies	490
<i>Zhangcai Huang, Hong Yu, Atsushi Kurokawa, Yasuaki Inoue</i>	
System Architecture for Software Peripherals.....	496
<i>Siddharth Choudhuri, Tony Givargis</i>	
Flow-Through-Queue based Power Management for Gigabit Ethernet Controller1.....	502
<i>Hwisung Jung, Andy Hwang, Massoud Pedram</i>	
Approximation Algorithm for Process Mapping on Network Processor Architectures.....	508
<i>Chris Ostler, Karam S. Chatha, Goran Konjevod</i>	
Implementation of a Real Time Programmable Encoder for Low Density Parity Check Code on a Reconfigurable Instruction Cell Architecture.....	514
<i>Zahid Khan, Tughrul Arslan</i>	
VLSI DESIGN OF MULTI STANDARD TURBO DECODER FOR 3G AND BEYOND.....	520
<i>Imran Ahmed, Tughrul Arslan</i>	
A High-Throughput Low-Power AES Cipher for Network Applications	526
<i>Shin-Yi Lin, Chih-Tsun Huang</i>	
Improving XOR-Dominated Circuits by Exploiting Dependencies between Operands	532
<i>Ajay K. Verma, Paolo Ienne</i>	
Optimum Prefix Adders in a Comprehensive Area, Timing and Power Design Space.....	540
<i>Jianhua Liu, Yi Zhu, Haikun Zhu, Chung-Kuan Cheng, John Lillis</i>	
An Interconnect-Centric Approach to Cyclic Shifter Design Using Fanout Splitting and Cell Order Optimization.....	547
<i>Haikun Zhu, Yi Zhu, Chung-Kuan Cheng, David M. Harris</i>	
Optimization of Robust Asynchronous Circuits by Local Input Completeness Relaxation	553
<i>Cheoljoo Jeong, Steven M. Nowick</i>	
Safe Delay Optimization for Physical Synthesis.....	559
<i>Kai-hui Chang, Igor L. Markov, Valeria Bertacco</i>	
A New Boundary Element Method for Multiple-Frequency Parameter Extraction of Lossy Substrates	565
<i>Xiren Wang, Wenjian Yu, Zeyi Wang</i>	
Overview on Low Power SoC Design Technology	571
<i>Kimiyoshi Usami</i>	
Development of Low-power and Real-time VC-1/H.264/MPEG-4 Video Processing Hardware	574
<i>Masaru Hase, Kazushi Akie, Masaki Nobori, Keisuke Matsumoto</i>	
Development of Low Power ISDB-T One-Segment Decoder by Mobile Multi-Media Engine SoC (S1G).....	581
<i>K. Mori, M. Suzuki, Y. Ohara, S. Matsuo, A. Asano</i>	

Table of Contents

Low Power Techniques for Mobile Application SoCs Based on Integrated Platform "UniPhier"	586
<i>Masaitsu Nakajima, Takao Yamamoto, Masayuki Yamasaki, Tetsu Hosoki, Masaya Sumita</i>	
Simultaneous Control of Subthreshold and Gate Leakage Current in Nanometer-Scale CMOS Circuits	591
<i>Youngsoo Shin, Sewan Heo, Hyung-Ock Kim, Jung Yun Choi</i>	
Runtime leakage power estimation technique for combinational circuits	597
<i>Yu-Shiang Lin, Dennis Sylvester</i>	
Logic and Layout Aware Voltage Island Generation for Low Power Design	603
<i>Liangpeng Guo, Yici Cai, Qiang Zhou, Xianlong Hong</i>	
A Fast Probability-Based Algorithm for Leakage Current Reduction Considering Controller Cost.....	609
<i>Tsung-Yi Wu, Jr-Luen, Kuang-Yao Chen</i>	
A Timing-Driven Algorithm for Leakage Reduction in MTCMOS FPGAs.....	615
<i>Hassan Hassan, Mohab Anis, Mohamed Elmasry</i>	
Approaching Speed-of-light Distortionless Communication for On-chip Interconnect	621
<i>Haikun Zhu, Rui Shi, Chung-Kuan Cheng, Hongyu Chen</i>	
Hierarchical Optimization Methodology for Wideband Low Noise Amplifiers	627
<i>Arthur Nieuwoudt, Tamer Ragheb, Yehia Massoud</i>	
NimbusSanL-Bold.....	633
<i>Vineet Agarwal, Jin Sun, Alexander Mitev, Janet Wang</i>	
Transition Skew Coding: A Power and Area Efficient Encoding Technique for Global On-Chip Interconnects	639
<i>Charbel J. Akl, Magdy A. Bayoumi</i>	
Fast Buffered Delay Estimation Considering Process Variations	645
<i>Tien-Ting Fang, Ting-Chi Wang</i>	
Predicting the Performance and Reliability of Carbon Nanotube Bundles for On-Chip Interconnect	651
<i>Arthur Nieuwoudt, Mosin Mondal, Yehia Massoud</i>	
Shelf Packing to the Design and Optimization of A Power-Aware Multi-Frequency Wrapper Architecture for Modular IP Cores	657
<i>Dan Zhao, Unni Chandran, Hideo Fujiwara</i>	
Core-Based Testing of Multiprocessor System-on-Chips Utilizing Hierarchical Functional Buses.....	663
<i>Fawnizu Azmadi Hussin, Tomokazu Yoneda, Alex Orailoglu, Hideo Fujiwara</i>	
An Architecture for Combined Test Data Compression and Abort-on-Fail Test.....	669
<i>Erik Larsson, Jon Persson</i>	
RunBasedReordering: A Novel Approach for Test Data Compression and Scan Power	675
<i>Hao Fang, Chenguang Tong, Xu Cheng</i>	
Systematic Scan Reconfiguration	681
<i>Ahmad A. Al-Yamani, Narendra Devta-Prasanna, Arun Gunda</i>	
Configurable Multi-Processor Platforms for Next Generation Embedded Systems	687
<i>David Goodwin, Chris Rowen, Grant Martin</i>	
ARM MPCore The streamlined and scalable ARM11 processor core.....	690
<i>Kazuyuki Hirata, John Goodacre</i>	
Nomadik®: A Mobile Multimedia Application Processor Platform	692
<i>Maurizio Paganini</i>	
PLLSim - An Ultra Fast Bang-Bang Phase Locked Loop Simulation Tool.....	694
<i>Michael Chan, Adam Postula, Yong Ding</i>	
Fast Decoupling Capacitor Budgeting for Power/Ground Network Using Random Walk Approach.....	700
<i>Le Kang, Yici Cai, Yi Zou, Jin Shi, Xianlong Hong, Sheldon X.-D. Tan</i>	

Table of Contents

Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks.....	706
<i>Sanjay Pant, David Blaauw</i>	
Fast Placement Optimization of Power Supply Pads.....	712
<i>Yu Zhong, Martin D. F. Wong</i>	
Efficient Second-Order Iterative Methods for IR Drop Analysis in Power Grid	717
<i>Yu Zhong Martin, D. F. Wong</i>	
A Current-based Method for Short Circuit Power Calculation under Noisy Input Waveforms	723
<i>Hanif Fatemi, Shahin Nazarian, Massoud Pedram</i>	
Thermal-Aware 3D IC Placement Via Transformation.....	729
<i>Jason Cong, Guojie Luo, Jie Wei, Yan Zhang</i>	
Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling.....	735
<i>Fayez Mohamood, Michael B. Healy, Sung Kyu Lim, Hsien-Hsin S. Lee</i>	
On Increasing Signal Integrity with Minimal Decap Insertion in Area-Array SoC Floorplan Design.....	741
<i>Chao-Hung Lu, Hung-Ming Chen, Chien-Nan, Jimmy Liu</i>	
Voltage Island Generation under Performance Requirement for SoC Designs.....	747
<i>Wai-Kei Mak, Jr-Wei Chen</i>	
Fast Flip-Chip Pin-Out Designation Respin by Pin-Block Design and Floorplanning for Package-Board Codesign	753
<i>Ren-Jie Lee, Ming-Fang Lai, Hung-Ming Chen</i>	
A Programmable Fully-Integrated GPS receiver in 0.18μm CMOS with Test Circuits	759
<i>Mahta Jenabi, Noushin Riahi, Ali Fotowat-Ahmady</i>	
A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture.....	765
<i>Seongmoon Wang, Wenlong Wei</i>	
Warning: Launch off Shift Tests for Delay Faults May Contribute to Test Escapes	772
<i>Zhuo Zhang, Sudhakar M. Reddy, Irith Pomeranz</i>	
A Wafer-Level Defect Screening Technique to Reduce Test and Packaging Costs for fiBig-D/Small-Afl Mixed-Signal SoCs.....	778
<i>Sudarshan Bahukudumbi, Sule Ozev, Krishnendu Chakrabarty, Vikram Iyengar</i>	
Fault Dictionary Size Reduction for Million-Gate Large Circuits	784
<i>Yu-Ru Hong, Juinn-Dar Huang</i>	
Cyclic-CPRS : A Diagnosis Technique for BISTed Circuits for Nano-meter Technologies	790
<i>Chun-Yi Lee, Hung-Mao Lin, Fang-Min Wang, James Chien-Mo Li</i>	
Preferable Improvements and Changes to FB-DiMM High-Speed Channel for 9.6Gbps Operation.....	796
<i>Atsushi Hiraishi, Toshio Sugano, Hideki Kusamitsu</i>	
Xbox360TM Front Side Bus - A 21.6 GB/s End-to-End Interface Design.....	801
<i>David Siljeborg, Steve Baumgartner, Tim Buchholtz, Mark Maxson, Trevor Timpane</i>	
Design Consideration of 6.25 Gbps Signaling for High-Performance Server	809
<i>Jian Hong Jiang, Weixin Gai, Akira Hattori, Yasuo Hidaka, Takeshi Horie, Yoichi Koyanagi, Hideki Osone</i>	
System Co-Design and Co-Analysis Approach to Implementing the XDR Memory System of the Cell Broadband Engine Processor	813
<i>Wai-Yeung Yip, Scott Best, Wendemagegnehu Beyene, Ralf Schmitt</i>	
Flow Time Minimization under Energy Constraints.....	821
<i>Jian-Jia Chen, Kazuo Iwama, Tei-Wei Kuo, Hseuh-I Lu</i>	

Table of Contents

Ultralow-Power Reconfigurable Computing with Complementary Nano-Electromechanical Carbon Nanotube Switches.....	827
<i>Swarup Bhunia, Massod Tabib-Azar, Daniel Saab</i>	
Integrating Power Management into Distributed Real-time Systems at Very Low Implementation Cost.....	833
<i>Bitu Gorjiara, Nader Bagherzadeh, Pai Chou</i>	
A Software Technique to Improve Yield of Processor Chips in Presence of Ultra-Leaky SRAM Cells Caused by Process Variation	839
<i>Maziar Goudarzi, Tohru Ishihara, Hiroto Yasuura</i>	
Program Phase Directed Dynamic CacheWay Reconfiguration for Power Efficiency	845
<i>Subhasis Banerjee, Surendra G, S. K. Nandy</i>	
CLIPPER: Counter-based Low Impact Processor Power Estimation at Run-time	851
<i>Jorgen Peddersen, Sri Parameswaran</i>	
Design Methodology for 2.4GHz Dual-Core Microprocessor.....	857
<i>Noriyuki Ito, Hiroaki Komatsu, Akira Kanuma, Akihiro Yoshitake, Yoshiyasu Tanamura, Hiroyuki Sugiyama, Ryoichi Yamashita</i>	
An Embedded Low Power/Cost 16-Bit Data/Instruction Microprocessor Compatible with ARM7 Software Tools.....	863
<i>Fu-Ching Yang, Ing-Jer Huang</i>	
A Novel Reconfigurable Low Power Distributed Arithmetic Architecture for Multimedia Applications	869
<i>Zhenyu Liu, Tughrul Arslan, Ahmet T. Erdogan</i>	
Exploration of Low Power Adders for a SIMD Data Path	875
<i>G. Paci, L. Benini, P. Marchal</i>	
Micro-architecture Pipelining Optimization with Throughput-Aware Floorplanning	881
<i>Yuchun Ma, Zhuoyuan Li, Jason Cong, Xianlong Hong, Glenn Reinman, Sheqin Dong, Qiang Zhou</i>	
Multithreaded SAT Solving	887
<i>Matthew Lewis, Tobias Schubert, Bernd Becker</i>	
A 1Tb/s 3W Inductive-Coupling Transceiver Chip	893
<i>Noriyuki Miura, Tadahiro Kuroda</i>	
Trace Compaction using SAT-based Reachability Analysis	895
<i>Sean Safarpour, Andreas Veneris, Hratch Mangassarian</i>	
Combinational Equivalence Checking Using Incremental SAT Solving, Output Ordering, and Resets.....	901
<i>Stefan Disch, Christoph Scholl</i>	
Fixing Design Errors with Counterexamples and Resynthesis.....	907
<i>Kai-Hui Chang, Igor L. Markov, Valeria Bertacco</i>	
22-29GHz Ultra-Wideband CMOS Pulse Generator for Collision Avoidance Short Range Vehicular Radar Sensors	913
<i>Ahmet Oncu, B.B.M. Wasanthamala Badalawa, Tong Wang, Minoru Fujishima</i>	
A 2.8-V Multibit Complex Bandpass SAD Modulator in 0.18μmCMOS.....	915
<i>H. San, Y. Jingu, H. Wada, H. Hagiwara, A. Hayakawa, H. Kobayashi, M. Hotta</i>	
A Wideband CMOS LC-VCO Using Variable Inductor.....	917
<i>Kazuma Ohashi, Yusaku Ito, Yoshiaki Yoshihara, Kenichi Okada, Kazuya Masu</i>	