

# **2007 IEEE International Symposium on Performance Analysis of Systems & Software**

**San Jose, CA  
25-27 April 2007**



**IEEE Catalog Number: 07EX1727  
ISBN: 1-4244-1081-9**

**KEYNOTE 1: DON NEWELL, INTEL CORPORATION****Title: Workloads, Scalability, and QoS Considerations in CMP Platforms****SESSION 1: Simulators/Simulation Methodology**

<b>Accelerating Full-System Simulation through Characterizing and Predicting Operating System Performance.....</b>	<b>1</b>
Seongbeom Kim, Fang Liu, and Yan Solihin, North Carolina State University, Ravi Iyer and Li Zhao, Intel Corporation, William Cohen, Red Hat	
<b>A Comparison of Two Approaches to Parallel Simulation of Multiprocessors.....</b>	<b>12</b>
Andrew Over, Peter Strazzins, and Bill Clarke Australian National University	
<b>PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator.....</b>	<b>23</b>
Matt T. Yourst State University of New York at Binghamton	

**SESSION 2: Application Characterization**

<b>Understanding the Memory Performance of Data-Mining Workloads on Small, Medium, and Large-Scale CMPs Using Hardware-Software Co-simulation.....</b>	<b>35</b>
Wenlong Li, Eric Li, Aamer Jaleel, Jiulong Shan, Yurong Chen, Qigang Wang, Ravi Iyer, Ramesh Illikkal, Yimin Zhang, Dong Liu, Michael Liao, Wei Wei, and John Du, Intel Corporation	
<b>Characterizing a Complex J2EE Workload: A Comprehensive Analysis and Opportunities for Optimizations.....</b>	<b>44</b>
Yefim Shuf, IBM T.J. Watson Research Center, Ian M. Steiner, Intel Corporation	
<b>Performance Characterization of Decimal Arithmetic in Commercial Java Workloads .....</b>	<b>54</b>
Mahesh Bhat, John Crawford, Ricardo Morin, and Kumar Shiv Intel Corporation	
<b>Performance Impact of Unaligned Memory Operations in SIMD Extensions for Video CODEC Applications.....</b>	<b>62</b>
Mauricio Alvarez, Esther Salamí, Alex Ramírez, and Mateo Valero Universitat Politècnica de Catalunya	

## **SESSION 3A: Simulation Sampling I**

<b>Combining Simulation and Virtualization through Dynamic Sampling .....</b>	<b>72</b>
Ayose Falcon, Paolo Faraboschi, and Daniel Ortega	
HP Labs	
<b>Phase-Guided Small Sample Simulation.....</b>	<b>84</b>
Joshua Kihm, Samuel Strom, and Daniel A. Connors	
University of Colorado	

## **SESSION 3B: Prefetching**

<b>DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance, and Power Saving.....</b>	<b>94</b>
Jiang Lin, Iowa State University	
Hongzhong Zheng, and Zhichun Zhu, University of Illinois at Chicago	
Zhao Zhang, Iowa State University	
Howard David, Intel Corporation	
<b>Last-Touch Correlated Data Streaming.....</b>	<b>105</b>
Michael Ferdman and Babak Falsafi	
Carnegie Mellon University	

## **KEYNOTE 2: LESLIE BARNES, AMD**

**Title: Performance Modeling and Analysis for AMD's High  
Performance Microprocessors**

## **SESSION 4: Performance Models and Phase Classification**

<b>Using Model Trees for Computer Architecture Performance Analysis of Software Applications.....</b>	<b>116</b>
ElMoustapha Ould-Ahmed-Vall, James Woodlee	
Charles Yount, Kshitij A. Doshi, and Seth Abraham	
Intel Corporation	
<b>Modeling and Single-Pass Simulation of CMP Cache Capacity and Accessibility .....</b>	<b>126</b>
Xudong Shi, Feiqi Su, Jih-Kwon Peir, Ye Xia, and Zhen Yang	
University of Florida	
<b>Using Wavelet Domain Workload Execution Characteristics to Improve Accuracy, Scalability, and Robustness in Program Phase Analysis.....</b>	<b>136</b>
Chang-Burn Cho and Tao Li	
University of Florida	

## **SESSION 5A: Power and Reliability**

<b>Modeling and Characterizing Power Variability in Multicore Architectures .....</b>	<b>146</b>
Ke Meng, Frank Huebbers, Russ Joseph, and Yehea Ismail	
Northwestern University	
<b>Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events .....</b>	<b>158</b>
William Lloyd Bircher and Lizy Kurian John	
University of Texas at Austin	
<b>An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures .....</b>	<b>169</b>
Wangyuan Zhang, Xin Fu, Tao Li, and José Fortes	
University of Florida	

## **SESSION 5B: Simulation Sampling and Performance Prediction**

<b>Cross Binary Simulation Points .....</b>	<b>179</b>
Erez Perelman and Jeremy Lau, University of California at San Diego	
Harish Patil and Aamer Jaleel, Intel Corporation	
Greg Hamerly, Baylor University	
Brad Calder, UC San Diego and Microsoft	
<b>Reverse State Reconstruction for Sampled Microarchitectural Simulation.....</b>	<b>190</b>
Paul D. Bryan, Michael C. Rosier, and Thomas M. Conte	
North Carolina State University	
<b>An Analysis of Performance Interference Effects in Virtual Environments.....</b>	<b>200</b>
Younggyun Koh, Intel Corporation and Georgia Institute of Technology	
Rob Knauerhase, Paul Brett, Mic Bowman, Intel Corporation	
Zhihua Wen, Intel Corporation and Case Western Reserve University	
Calton Pu, Georgia Institute of Technology	

## **SESSION 6A: Evaluating Real Systems**

<b>Performance Analysis of Cell Broadband Engine for High Memory Bandwidth Applications.....</b>	<b>210</b>
Daniel Jiménez-González, Xavier Martorell, and Alex Ramírez	
Universitat Politècnica de Catalunya, Barcelona Supercomputing Center	

<b>Benefits of I/O Acceleration Technology (I/OAT) in Clusters .....</b>	<b>220</b>
Karthikeyan Vaidyanathan and D. K. Panda	
Ohio State University	

## **SESSION 6B: Memory Systems**

<b>CA-RAM: A High-Performance Memory Substrate for Search-Intensive Applications.....</b>	<b>230</b>
Sangyeun Cho, Joel R. Martin, Ruibin Xu	
Mohammad H. Hammoud, and Rami Melhem	
University of Pittsburgh	
<b>Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads.....</b>	<b>242</b>
Dhiraj D. Kalamkar, Intel Corporation, Bangalore, India	
Mainak Chaudhuri, Indian Institute of Technology, Kanpur, India	
Mark Heinrich, University of Central Florida	