

2007 IEEE International Symposium on Performance Analysis of Systems & Software

**San Jose, CA
25-27 April 2007**



IEEE Catalog Number:
ISBN:

07EX1727
1-4244-1081-9

KEYNOTE 1: DON NEWELL, INTEL CORPORATION

Title: Workloads, Scalability, and QoS Considerations in CMP Platforms

SESSION 1: Simulators/Simulation Methodology

Accelerating Full-System Simulation through Characterizing and Predicting Operating System Performance..... 1
Seongbeom Kim, Fang Liu, and Yan Solihin, North Carolina State University,
Ravi Iyer and Li Zhao, Intel Corporation,
William Cohen, Red Hat

A Comparison of Two Approaches to Parallel Simulation of Multiprocessors..... 12
Andrew Over, Peter Strazdins, and Bill Clarke
Australian National University

PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator..... 23
Matt T. Yourst
State University of New York at Binghamton

SESSION 2: Application Characterization

Understanding the Memory Performance of Data-Mining Workloads on Small, Medium, and Large-Scale CMPs Using Hardware-Software Co-simulation..... 35
Wenlong Li, Eric Li, Aamer Jaleel, Jiulong Shan, Yurong Chen,
Qigang Wang, Ravi Iyer, Ramesh Illikkal, Yimin Zhang, Dong Liu,
Michael Liao, Wei Wei, and John Du, Intel Corporation

Characterizing a Complex J2EE Workload: A Comprehensive Analysis and Opportunities for Optimizations..... 44
Yefim Shuf, IBM T.J. Watson Research Center,
Ian M. Steiner, Intel Corporation

Performance Characterization of Decimal Arithmetic in Commercial Java Workloads 54
Mahesh Bhat, John Crawford, Ricardo Morin, and Kumar Shiv
Intel Corporation

Performance Impact of Unaligned Memory Operations in SIMD Extensions for Video CODEC Applications..... 62
Mauricio Alvarez, Esther Salamí, Alex Ramírez, and Mateo Valero
Universitat Politècnica de Catalunya

SESSION 3A: Simulation Sampling I

Combining Simulation and Virtualization through Dynamic Sampling	72
Ayose Falcon, Paolo Faraboschi, and Daniel Ortega HP Labs	
Phase-Guided Small Sample Simulation.....	84
Joshua Kihm, Samuel Strom, and Daniel A. Connors University of Colorado	

SESSION 3B: Prefetching

DRAM-Level Prefetching for Fully-Buffered DIMM: Design, Performance, and Power Saving.....	94
Jiang Lin, Iowa State University Hongzhong Zheng, and Zhichun Zhu, University of Illinois at Chicago Zhao Zhang, Iowa State University Howard David, Intel Corporation	
Last-Touch Correlated Data Streaming.....	105
Michael Ferdman and Babak Falsafi Carnegie Mellon University	

KEYNOTE 2: LESLIE BARNES, AMD

Title: Performance Modeling and Analysis for AMD's High Performance Microprocessors

SESSION 4: Performance Models and Phase Classification

Using Model Trees for Computer Architecture Performance Analysis of Software Applications.....	116
ElMoustapha Ould-Ahmed-Vall, James Woodlee Charles Yount, Kshitij A. Doshi, and Seth Abraham Intel Corporation	
Modeling and Single-Pass Simulation of CMP Cache Capacity and Accessibility	126
Xudong Shi, Feiqi Su, Jih-Kwon Peir, Ye Xia, and Zhen Yang University of Florida	
Using Wavelet Domain Workload Execution Characteristics to Improve Accuracy, Scalability, and Robustness in Program Phase Analysis.....	136
Chang-Burm Cho and Tao Li University of Florida	

SESSION 5A: Power and Reliability

Modeling and Characterizing Power Variability in Multicore Architectures	146
Ke Meng, Frank Huebbers, Russ Joseph, and Yehea Ismail Northwestern University	
Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events	158
William Lloyd Bircher and Lizy Kurian John University of Texas at Austin	
An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures	169
Wangyuan Zhang, Xin Fu, Tao Li, and José Fortes University of Florida	

SESSION 5B: Simulation Sampling and Performance Prediction

Cross Binary Simulation Points	179
Erez Perelman and Jeremy Lau, University of California at San Diego Harish Patil and Aamer Jaleel, Intel Corporation Greg Hamerly, Baylor University Brad Calder, UC San Diego and Microsoft	
Reverse State Reconstruction for Sampled Microarchitectural Simulation.....	190
Paul D. Bryan, Michael C. Rosier, and Thomas M. Conte North Carolina State University	
An Analysis of Performance Interference Effects in Virtual Environments.....	200
Younggyun Koh, Intel Corporation and Georgia Institute of Technology Rob Knauerhase, Paul Brett, Mic Bowman, Intel Corporation Zhihua Wen, Intel Corporation and Case Western Reserve University Calton Pu, Georgia Institute of Technology	

SESSION 6A: Evaluating Real Systems

Performance Analysis of Cell Broadband Engine for High Memory Bandwidth Applications.....	210
Daniel Jiménez-González, Xavier Martorell, and Alex Ramírez Universitat Politècnica de Catalunya, Barcelona Supercomputing Center	

Benefits of I/O Acceleration Technology (I/OAT) in Clusters	220
Karthikeyan Vaidyanathan and D. K. Panda Ohio State University	

SESSION 6B: Memory Systems

CA-RAM: A High-Performance Memory Substrate for Search-Intensive Applications.....	230
Sangyeun Cho, Joel R. Martin, Ruibin Xu Mohammad H. Hammoud, and Rami Melhem University of Pittsburgh	

Simplifying Active Memory Clusters by Leveraging Directory Protocol Threads.....	242
Dhiraj D. Kalamkar, Intel Corporation, Bangalore, India Mainak Chaudhuri, Indian Institute of Technology, Kanpur, India Mark Heinrich, University of Central Florida	