
Proceedings

9th EUROMICRO Conference on
DIGITAL SYSTEM DESIGN
Architectures, Methods and Tools

(DSD 2006)

Table of Contents

9th EUROMICRO Conference on DIGITAL SYSTEM DESIGN Architectures, Methods and Tools

(DSD 2006)

Message from the Conference Chair	xii
Conference Committees	xiii

KEYNOTE PAPERS

The Challenges for High Performance Embedded Systems	3
<i>Marc Duranton</i>	
Digital RF	8
<i>Roman Staszewski</i>	
Deep sub-100 nm Design Challenges	9
<i>Tohru Furuyama</i>	
New Directions in Mobile Device Architectures	17
<i>Risto Suoranta</i>	

Systems-on-a-Chip/In-a-Package

INVITED PAPERS

Robustness in SOC Design	27
<i>Klaus Waldschmidt and Markus Damm</i>	

SessionT12

Towards Performance-Oriented Pattern-Based Refinement of Synchronous Models onto NoC Communication	37
<i>Zhonghai Lu, Ingu Sander, and Axel Jantsch</i>	
Resource-Efficient Routing and Scheduling of Time-Constrained Network-on-Chip Communication	45
<i>Sander Stuijk, Twan Basten, Marc Geilen, Amir Hossein Ghamarian, and Bart Theelen</i>	
On Cache Coherency and Memory Consistency Issues in NoC Based Shared Memory Multiprocessor SoC Architectures	53
<i>Frédéric Pétrot, Alain Greiner, and Pascal Gomez</i>	
Partition Based Dynamic 2D HW Multitasking Management	61
<i>Sara Roman, Hortensia Mecha, Daniel Mozos, and Julio Septien</i>	

SessionT13

Global Analysis of Resource Arbitration for MPSoC.....	71
<i>Akash Kumar, Bart Mesman, Henk Corporaal, Jef van Meerbergen, and Ha Yajun</i>	
Energy-Efficient Cache Coherence for Embedded Multi-processor Systems through Application-Driven Snoop Filtering	79
<i>Alokika Dash and Peter Petrov</i>	
Comparison of GALS and Synchronous Architectures with MPEG-4 Video Encoder on Multiprocessor System-on-Chip FPGA	83
<i>Ari Kulmala, Timo D. Hämäläinen, and Marko Hännikäinen</i>	

SessionT14

Multi-bank Main Memory Architecture with Dynamic Voltage Frequency Scaling for System Energy Optimization	89
<i>Hanene Ben Fradj, Cécile Belleudy, and Michel Auguin</i>	
A Monitoring-Aware Network-on-Chip Design Flow	97
<i>Calin Ciordas, Andreas Hansson, Kees Goossens, and Twan Basten</i>	

SessionT15

A Run-Time Re-configurable Parametric Architecture for Local Neighborhood Image Processing	107
<i>Reid B. Porter, Jan R. Frigo, Maya Gokhale, C. Wolinski, F. Charot, and C. Wagner</i>	
A Hardware IP-Core for Information Retrieval	115
<i>Michael Freeman and Thimal Jayasooriya</i>	
Thermal-Aware Scheduling: A Solution for Future Chip Multiprocessors Thermal Problems.....	123
<i>Kyriakos Stavrou and Pedro Trancoso</i>	
Evaluating Dataflow and Pipelined Vector Processing Architectures for FPGA Co-processors.....	127
<i>Michael Freeman</i>	
Solving the Fundamental Problem of Digital Design - A Systematic Review of Design Methods	131
<i>Martin Delvai and Andreas Steininger</i>	

Programmable/Re-configurable Architectures

SessionT21

Dependable Design for FPGA Based on Duplex System and Reconfiguration	139
<i>Pavel Kubalik, Radek Dobiáš, and Hana Kubátová</i>	
A Multi-standard Reconfigurable Viterbi Decoder Using Embedded FPGA Blocks	146
<i>Lucia Bissi, Pisana Placidi, Giuseppe Baruffa, and Andrea Scorzoni</i>	

SessionT22

An Efficient Reconfigurable Montgomery Multiplier Architecture for GF(n).....	155
<i>R. V. Kamala, M. Sudhakar, M. B. Srinivas</i>	
Application Specific Instruction Set Processor for Adaptive Video Motion Estimation	160
<i>S. Momcilovic, T. Dias, N. Roma, and L. Sousa</i>	

Novel Modulo 2^n+1 Multipliers	168
<i>H. T. Vergos and C. Efstathiou</i>	
Embedded Parallel Systems Based on Dynamic Look-Ahead Reconfiguration in Redundant Communication Resources	176
<i>Eryk Laskowski and Marek Tudruj</i>	
BCB: A Buffered CrossBar Switch Fabric Utilizing Shared Memory.....	180
<i>George Kornaros</i>	
SessionT23	
Design and Application of a Scalable Embedded Systems' Architecture with an FRCA Based Operating Infrastructure.....	189
<i>Fritz Máyer-Lindenberg</i>	
Floating point or LNS: Choosing the Right Arithmetic on an Application Basis.....	197
<i>Sylvain Collange, Jérémie Detrey, and Florent de Dinechin</i>	
Adapting EPIC Architectures Register Stack for Virtual Stack Machines	204
<i>Jamel Tayeb and Smail Niar</i>	
SessionT24	
Dual-Mode Quadruple Precision Floating-Point Adder	211
<i>Ahmet Akkaş</i>	
Adaptive High-End Microprocessor for Power-Performance Efficiency	221
<i>Pedro Trancoso</i>	
Profiling Bluetooth and Linux on the Xilinx Virtex II Pro.....	229
<i>Filipa Duarte and Stephan Wong</i>	
A Linear Convergent Functional Iterative Division without a Look-Up Table.....	236
<i>Vijay Holimath and Javier Bruguera</i>	
A Computation Core for Communication Refinement of Digital Signal Processing Algorithms	240
<i>Sylvain Huet, Emmanuel Casseau, and Olivier Pasquier</i>	
SessionT25	
Using Conflict-Based On-line Learning to Accelerate the Backtrace Algorithm Implemented in HW.....	251
<i>Martin Št'áva and Ondřej Novák</i>	
An Asynchronous PLA with Improved Security Characteristics.....	257
<i>Petros Oikonomakos and Simon Moore</i>	
Automatic Application Partitioning on FPGA/CPU Systems Based on Detailed Low-Level Information.....	265
<i>Giovanni Busonera, Salvatore Carta, Andrea Marongiu, and Luigi Raffo</i>	
A Combined Memory Compression and Hierarchical Motion Estimation Architecture for Video Encoding in Embedded Systems.....	269
<i>Roberto R. Osorio and Javier D. Bruguera</i>	

System, Hardware and Embedded Software Specification, Modeling and Validation _____

SessionT31

A Mixed Language Fault Simulation of VHDL and SystemC.....	275
<i>Silvio Misera, Heinrich Theodor Vierhaus, Lars Breitenfeld, and André Sieber</i>	
FPGA Implementation of Embedded Cruise Control and Anti-collision Radar.....	280
<i>Sébastien Le Beux, Philippe Marquet, Ouassila Labbani, and Jean-Luc Dekeyser</i>	
A Flexible, Syntax Independent Representation (SIR) for System Level Design Models	288
<i>Ines Viskic and Rainer Doemer</i>	
Prototyping Parallel FDTD Programs by Macro Data Flow Graph Analysis.....	295
<i>Adam Smyk and Marek Tudruj</i>	

SessionT32

VIPACES, Verification Interface Primitives for the Development of AXI Compliant Elements and Systems	305
<i>Armando Sánchez-Peña, Pedro P. Carballo, Luz García, and Antonio Nuñez</i>	
Mapping of Fault-Tolerant Applications with Transparency on Distributed Embedded Systems.....	313
<i>Viacheslav Izosimov, Paul Pop, Petru Eles, and Zebo Peng</i>	

SessionT33

Transition Fault Test Reuse.....	323
<i>E. Bareisa, V. Jusas, K. Motiejunas, and R. Seinauskas</i>	
Abstract Application Modeling for System Design Space Exploration.....	331
<i>Muhammad Waseem, Ludovic Apvrille, RabéAmeur-Boulifa, Sophie Coudert, and Renowd Pacalet</i>	
Characterization of the EMC Performances of the CAN Bus in a Typical System Bus Architecture for Small Satellites.....	338
<i>Gianluca Casarosa, Michele Apuzzo, Luca Fanucci, and Bruno Sarti</i>	
Utilizing Evolutionary Approaches and Object Oriented Techniques for Design Space Exploration	346
<i>Liam Noonan and Colin Flanagan</i>	

SessionT34

High-Level Decision Diagram Based Fault Models for Targeting FSMs	353
<i>Jaan Raik, Raimund Ubar, and Taavi Viilukas</i>	
Cascade Scheme for Concurrent Errors Detection	359
<i>Ilya Levin, Vladimir Ostrovsky, Osnat Keren, and Vladimir Sinelnikov</i>	

System, Hardware and Embedded Software Synthesis _____

SessionT40

Flexible Two-Level Boolean Minimizer BOOM-II and Its Applications.....	369
<i>Petr Fišer and Hana Kubátová</i>	

DredSOP: Synthesis of a New Class of Regular Functions	377
<i>Anna Bernasconi and Valentina Ciriani</i>	
Multi-objective Optimal FSM State Assignment.....	385
<i>Lech Jóźwiak, Aleksander Ślusarczyk, and Dominik Gawłowski</i>	
SessionT41	
Quality-Driven Template-Based Architecture Synthesis for Real-Time Embedded SoCs	397
<i>Lech Jóźwiak and Sien-An Ong</i>	
A Unified Architecture for H.264 Multiple Block-Size DCT with Fast and Low Cost Quantization.....	407
<i>Javier D. Bruguera and Roberto R. Osorio</i>	
Rachael SPARC: An Open Source 32-bit Microprocessor Core for SoCs	415
<i>Michael Cowell and Adam Postula</i>	
Comparing the Performance of a 64-bit Fully-Asynchronous Superscalar Processor versus its Synchronous Counterpart.....	423
<i>J. M. Colmenar, O. Garnica, J. Lanchares, J. I. Hidalgo, G. Miñana, and S. Lopez</i>	
SessionT42	
Scan Based SoC Test Using Space / Time Pattern Compaction Schemes	433
<i>C. Galke, U. Gäatzschmann, and H. T. Vierhaus</i>	
Hardware-Software Codesign of a Vector Co-processor for Public Key Cryptography.....	439
<i>Jacques J.A. Fournier and Simon W. Moore</i>	
Hardware/Software Co-design Applied to Reed-Solomon Decoding for the DMB Standard	447
<i>Arjan C. Dam, Michel G.J. Lammertink, Kenneth C. Rovers, Johan Slagman, Arno M. Wellink, Gerard K. Rauwerda, and Gerard J.M. Smit</i>	
A Power-Aware Technique for Functional Units in High Performance Processors	456
<i>Guadalupe Miñana, Oscar Garnica, José Ignacio Hidalgo, Juan Lanchares, and José Manuel Colmenar</i>	
Automata Construct with Genetic Algorithm	460
<i>Vít Fábbera, Vlastimil Jáneš, and Mária Jánesová</i>	
ATOMI II - Framework for Easy Building of Object Oriented Embedded Systems.....	464
<i>Tero Vallius and Juha Röning</i>	
SessionT43	
A RISC Processor with Redundant LNS Instructions	475
<i>Mark G. Arnold</i>	
State Assignment for Detecting Erroneous Transitions in Finite State Machines	483
<i>Markus Damm</i>	
Memory Generation and Power Distribution in SOC	491
<i>Qing K Zhu</i>	

A Graph Based Algorithm for Datapath Optimization in Custom Processors.....	496
<i>Jelena Trajkovic, Mehrdad Reshadi, Bitá Gorjiara, and Daniel Gajski</i>	
Testability Estimation Based on Controllability and Observability Parameters	504
<i>Tomas Pecenka, Josef Strnadel, Zdenek Kotasek, and Lukás Sekanina</i>	

Emerging Technologies, System Paradigms and Design Methodologies

SessionT51

Performance Improvement for H.264 Video Encoding Using ILP Embedded Processor	515
<i>Ali Iranpour and Krzysztof Kuchcinski</i>	
Function Call Optimization in Behavioral Synthesis	522
<i>Yuko Hara, Hiroyuki Tomiyama, Shinya Honda, and Hiroaki Takada</i>	
Design Guides for a Correct DC Operation in RTF-Based Threshold Gates	530
<i>José M. Quintana, María J. Avedillo, and Juan Nuñez</i>	

Applications of (embedded) Digital Systems

SessionT61

Layered Decoding of Non-layered LDPC Codes	537
<i>Massimo Rovini, Francesco Rossi, Pasquale Ciao, Nicola L'insalata, and Luca Fanucci</i>	
Design and Validation of Digital Channels for a Galileo Receiver Prototype	545
<i>Francesco Rossi, Massimo Rovini, Luca Fanucci, Livio Marradi, Giuseppe Giachella, Ivan Palmiero, and Patrizia Iacone</i>	
Two Architectures of a General Digit-Serial Normal Basis Multiplier.....	550
<i>Martin Novotný and Jan Schmidt</i>	
An Embedded Architecture for Mission Control of Unmanned Aerial Vehicles	554
<i>E. Pastor, J. Lopez, and P. Royo</i>	

SessionT62

Design of a Low-Power Digital Core for Passive UHF RFID Transponder.....	561
<i>Andrea Ricci, Matteo Grisanti, Ilaria De Munari, and Paolo Ciampolini</i>	
A Portable System for Measuring Human Body Movements.....	569
<i>G. M. Bertolotti, A. Cristiani, R. Gandolfi, and R. Lombardi</i>	
Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core	577
<i>Panu Hämäläinen, Timo Alho, Marko Hännikäinen, and Timo D. Hämäläinen</i>	
Clock-Gating in FPGAs: A Novel and Comparative Evaluation.....	584
<i>Yan Zhang, Jussi Roivainen, and Aarne Mämmelä</i>	

Spl. Session on Resource-Aware Sensor Network Systems _____

INVITED PAPERS _____

Improving Delivery Ratio and Power Efficiency in Unicast Geographic Routing with a Realistic Physical Layer for Wireless Sensor Networks	591
<i>Juan A. Sanchez and Pedro M. Ruiz</i>	
Opportunistic Pervasive Computing with Domain-Oriented Virtual Machines	598
<i>J. Domaszewicz, M. Rój, and A. Pruszkowski</i>	
Lifetime Analysis in Heterogeneous Sensor Networks	606
<i>Falko Dressler and Isabel Dietrich</i>	

SessionWSN

Wireless Medical Information System Network for Patient ECG Monitoring	617
<i>Matthew DSouza, Montserrat Ros, and Adam Postula</i>	
Voltage Sensors for Supply Capacitor in Passive UHF RFID Transponders	625
<i>R. Morales-Ramos, Juan A. Montiel-Nelson, R. Berenguer, and A. Garcia-Alonso</i>	
Improved Precision of Coarse Grained Localization in Wireless Sensor Networks	630
<i>Frank Reichenbach, Jan Blumenthal, and Dirk Timmermann</i>	

Spl. Session on Low-Power and High-Performance Networks-on-Chip _____

SessionLPNOC41

A Simple Clockless Network-on-Chip for a Commercial Audio DSP Chip	641
<i>Mikkel B. Stensgaard, Tobias Bjerregaard, Jens Sparsø, and Johnny Halkjaer Pedersen</i>	
Adaptive Power Management for the On-Chip Communication Network.....	649
<i>Guang Liang and Axel Jantsch</i>	
Packetizing OCP Transactions in the MANGO Network-on-Chip.....	657
<i>Tobias Bjerregaard and Jens Sparsø</i>	
Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip	665
<i>Christian Neeb and Norbert Wehn</i>	
A High Level Power Model for the <i>Nostrum</i> NoC	673
<i>Sandro Penolazzi and Axel Jantsch</i>	
Off-Line Testing of Delay Faults in NoC Interconnects.....	677
<i>Tomas Bengtsson, Artur Jutman, Shashi Kumar, Raimund Ubar, and Zebo Peng,</i>	
Flexible Bus and NoC Performance Analysis with Configurable Synthetic Workloads	681
<i>Rikard Thid, Ingo Sander, and Axel Jantsch</i>	
Energy Reduction through Crosstalk Avoidance Coding in NoC Paradigm	689
<i>Partha Pratim Pande, Haibo Zhu, Amlan Ganguly, and Cristian Grecu</i>	
Deadlock Free Routing Algorithms for Mesh Topology NoC Systems with Regions	696
<i>Rickard Holmark, Maurizio Palesi, and Shashi Kumar</i>	
Author Index.....	704