

2006 International Conference on Microelectronics

**Dhahran, Saudi Arabia
16-19 December 2006**



IEEE Catalog Number: 06EX1604
ISBN: 1-4244-0764-8

The 2006 International Conference on Microelectronics

Table of Contents

IEEE Catalog Number: 06EX1604
ISBN: 1-4244-0764-8
Library of Congress: 2006935902

A 3 to 5 GHz UWB SiGe HBT Low Noise Amplifier	1
<i>Farid Touati</i>	
Adaptive Neural Network Model for SOI-MOSFET I-V Characteristics Including Self-Heating Effects.....	5
<i>Mohammad Azim Karami, Ali Afzali-Kusha</i>	
A 4x4 Tin Oxide Gas Sensor Array with on-chip signal pre-processing,	9
<i>Bin Guo, Amine Bermak, Gui-Zhen Yan, Philip C.H Chan</i>	
A High Compliance Input and Output Regulated Body-Driven Current Mirror for Deep-Submicron CMOS	13
<i>Marc W. Murphy, Ezz I. El-Masry, Amro M. Elshurafa</i>	
A Simple Model for the Kink Effect for the Intrinsic p-channel Polysilicon thin film transistors.....	17
<i>M. Jawaid Siddiqui and Abdur-Rahman F. Marshood</i>	
An Ultra-Wideband Low-Noise Amplifier for 3-5-GHz Wireless Systems	20
<i>Ahmad Saghafi and Dr. Abdolreza Nabavi</i>	
A Fully Integrated Range-Finder Based on the Line-Stripe Method	24
<i>Alireza Saberkari, Shahriar Baradaran Shokouhi</i>	
An Efficient Network-on-Chip Architecture Based on the Fat-Tree (FT) Topology	28
<i>A. Bouhraoua and Muhammad E. S. Elrabaai</i>	
A Mesochronous Technique for Communication in Network on Chips	32
<i>Mohsen Saneei, Ali Afzali-Kusha, and Zainalabedin Navabi</i>	
Low-latency Multi-Level Mesh Topology for NoCs	36
<i>Mohsen Saneei, Ali Afzali-Kusha, and Zainalabedin Navabi</i>	
Electronic Conception of a programmable hearing aid	40
<i>Nidhal Ben Amor, Hamadi Ghariani, Mongi Lahiani and Mounir Samet</i>	
Double-Edge triggered Level Converter Flip-Flop with Feedback	44
<i>Azam-Sadat Seyed, Ali Afzali-Kusha</i>	
Improved Assertion Lifetime via Assertion-Based Testing Methodology	48
<i>Mohammad Riazati, Siamak Mohammadi, Zain Navabi</i>	
Finding low activity op-code sets using genetic computing	52
<i>Mohammad D. Mottaghi , Mohammad Riazati</i>	
Hot Block ring counter: A low power synchronous ring counter	58
<i>Mohammad D. Mottaghi , Ali Afzali Koosha , Zainalabedin Navabi</i>	

Synthesis of reversible circuits	63
<i>Jing Hu, Guangsheng Ma, Gang Feng</i>	
Experimental Evaluation of Three Concurrent Error Detection Mechanisms	67
<i>Alireza Vahdatpour, Mahdi Fazeli, Seyed Ghassem Miremadi</i>	
Accelerated Multi Grid Scheme for Substrate Coupling Modeling and Analysis	71
<i>Mohammad Azim Karami , Nasser Masoumi , Ebrahim Afjei</i>	
A MEMS Disk Resonator Based Oscillator	75
<i>Mostafa M. El Khoury, Yasseen Nada, Emad Hegazi, Hani F. Ragai, Moustafa Y. Ghannam</i>	
Translinear-C Function Generator.....	79
<i>Shahnaz Hasan and Iqbal A. Khan</i>	
Design of FIR Filters Using Identical Subfilters of Even Length.....	83
<i>S. M. Mortazavi Zanjani , S. Rahimian Omam, S. M. Fakhraie , O. Shoaei</i>	
Reconfigurable Low Power FIR Filter based on Partitioned Multipliers	87
<i>Habibullah Jamal, Farhat Abbas Shah, Muhammad Akhtar Khan</i>	
A Very Fast and Low Power Pseudo-Incrementer for Address Bus Encoder/Decoder.....	91
<i>Hadi Parandeh-Afshar, Ali Afzali-Kusha, and Ali Khakifirouz</i>	
An Optimal Structure for Implementation of Digital Filters	95
<i>S. Rahmanian, A. Nasiri Avanaki, E. Rahmani and S. M. Fakhraie</i>	
Exponentially Tapering Ground Wires for Elmore Delay Reduction in On Chip Interconnects.....	99
<i>M.A. Karami, Ali Afzali-Kusha</i>	
Artificial Neural Network Based Modeling of GaAs HBT and Power Amplifier Design for Wireless Communication System.....	103
<i>M.S.Alam, O. Farooq, Izharuddin and G.A. Armstrong</i>	
Design of Low Power, High Data Rate Modulator for Ultra-wideband Transmitters	107
<i>Abdolreza Nabavi</i>	
A Low Power Base-Band Circuit for Low-IF Wireless PAN Receivers	111
<i>Ramin Zanbaghi , Mojtaba Atarodi , Mohsen Moezzi , Armin Tajalli</i>	
A Crystal-Tolerant Fully Integrated Frequency Synthesizer For GPS Receivers: System Perspective	115
<i>Tarek M. H. Elesseily, Khaled M. Sharaf</i>	
Finding Agent-Based Energy-Efficient Routing in Sensor Networks using Parallel Genetic Algorithm	119
<i>E. Rahmani, S. M. Fakhraie, and M. Kamarei</i>	
Modified Leakage-Biased Domino Circuit with Low-Power and Low-Delay Characteristics	123
<i>Elaheh Rahmani, Zoha Pajouhi, Neda Kazemian-Amiri and Ali Afzali-Kusha</i>	
Interconnect-Efficient LDPC Code Design	127
<i>Aiman El-Maleh, Basil Arkasosy, M. Adnan Al-Andalus</i>	
Custom Instruction Integration Method within Reconfigurable SoC and FPGA Devices.....	131
<i>Yassine Aoudni, Guy Gogniat, Jean-Luc Philippe, Mohamed Abid</i>	

MEMS AD/DA CONVERTERS	135
<i>Amir J. Majid</i>	
CMOS Digitally Programmable Inductance.....	138
<i>Hussain Alzaher and Noman Tasadduq</i>	
A New Polyphase Current-Mode Filter Using Digitally-Programmable Current-Controlled Current-Conveyor.....	142
<i>S. M. Al-Shahrani and M. A. Al-Gahtani</i>	
First Order Current Mode Filters and Multiphase Sinusoidal Oscillators Using MOCCIIIs.....	146
<i>I. A. Khan, P. Beg and M. T. Ahmed</i>	
A Slice-Based Automatic Hardware/Software Partitioning Heuristic.....	150
<i>H. Parandeh-Afshar, A. Tootoonchian, M. Yousefpour, O. Fatemi, and M. Hashemi</i>	
Synthesis of MVL Functions – Part I: The Genetic Algorithm Approach.....	154
<i>Bambang A. B. Sarif, Mostafa Abd-El-Barr</i>	
Synthesis of MVL Functions – Part II: The Ant Colony Optimization Approach.....	158
<i>Mostafa Abd-El-Barr, Bambang A. B. Sarif</i>	
Scalability Evaluation of a Hybrid Routing Architecture for Multi-FPGA Systems.....	162
<i>Mohammed A. S. Khalid and Viktor Salitrennik</i>	
Coding for Minimizing Energy in VLSI Interconnects.....	166
<i>K S Sainarayanan, J V R Ravindra, MB Srinivas</i>	
Soft-Core Processors for Embedded Systems	170
<i>Jason G. Tong, Ian D. L. Anderson and Mohammed A. S. Khalid</i>	
A Checkpointing Technique for Rollback Error Recovery in Embedded Systems	174
<i>Mohesen Bashiri, Seyed Ghassem Miremadi and Mahdi Fazeli</i>	
On-line Testing and Diagnosis of Micro-controller	178
<i>Khaled Elshafey, Ahmed Elhosiny</i>	
Introducing Energy and Area Estimation in HW/SW Design Flow Based on Transaction Level Modeling	182
<i>Muhammad Omer Cheema, Omar Hammami</i>	
Low Power Area Efficient High Data Rate 16-bit AES Crypto Processor.....	186
<i>Habibullah Jamal, Sheikh M Farhan and Shoab A Khan</i>	
Design Feasibility Study For A 500 Gbits/s AES Cypher Decypher Engine.....	190
<i>A. Bouhraoua</i>	
A Fixed Delay Infinite-Bit Split Adder Architecture and Its Application in Real-Time Image Processing	194
<i>Amjad Fuad Hajjar</i>	
A Portable Clock Recovery Circuit (CRC) For Systems-On-Chip Serial Data Communication	198
<i>Muhammad E. S. Elrabaee</i>	
Separating Modeling and Simulation Aspects in Hardware/Software System Design	202
<i>J. Lapalme, E.M. Aboulhamid, G. Niculescu, F. Rousseau</i>	

A Digital Clock Re-Timing Circuit for On-Chip Source-Synchronous Serial Links	206
<i>Muhammad E. S. Elrabaa</i>	
General Two-Party Oblivious Circuit Evaluation.....	210
<i>Sufyan T. Faraj</i>	
Smooth Boundary Point Adaptive Quantizer for on-chip Image Compression	214
<i>Shoushun Chen, Amine Bermak, Wang Yan, Dominique Martinez</i>	
A Quantitative Study on Layer-2 Packet Processing on a General Purpose Processor.....	218
<i>Mostafa Salehi, Ramin Rafati, and Sied Mehdi Fakhraie</i>	
Effect of Glitches on the Efficiency of Components' Region-Constrained Placement as a Fast Approach to Reduce FPGA's Dynamic Power Consumption	222
<i>Seyed E. Esmaeili, Nabil I. Khachab, Moustafa Y. Ghannam</i>	
Frequency Independent Phase Shifter.....	226
<i>Munir A. Al-Absi</i>	
Prediction of Spectral Regrowth of Quasi-Memoryless Fifth-order RF Amplifiers under Multitone Excitation.....	228
<i>N. Boulejfen, A. Harguem, and F. M. Ghannouchi</i>	