

**2007 5th IEEE/ACM
International Conference on
Formal Methods and Models for
Codesign**

**Nice, France
30 May- 2 June 2007**



**IEEE Catalog Number:
ISBN:**

**07EX1704
1-4244-1050-9**

Table of Contents

Fifth ACM and IEEE International Conference on Formal Methods for Co-Design

Message from the Chairs	v
Conference Organizers, Program Committee Members, and External Reviewers	vi
Session I: Timed Models of Computation	
McCharts and Multiclock FSMs for modeling large scale systems	3
<i>Ivan Radojevic, Zoran Salcic, and Partha Roop, University of Auckland</i>	
Design, Implementation, and Validation of a New Class of Interface Circuits for Latency-Insensitive Design	13
<i>Cheng-Hong Li, Rebecca Collins, Sampada Sonalkar, and Luca P. Carloni, Columbia University</i>	
Keynote Talk I	
Formal verification of an optimizing compiler	25
<i>Xavier Leroy, INRIA</i>	
Session II: Abstraction and Analysis	
Computing Invariants for Parameter Abstraction	29
<i>Yi Lv, Huimin Lin, and Hong Pan, Chinese Academy of Sciences</i>	
Executable Analysis using Abstract Interpretation with Circular Linear Progressions	39
<i>Rathijit Sen and Y.N. Srikant, Indian Institute of Science</i>	
Session III: System Synthesis/Design	
Scheduling as Rule Composition	51
<i>Nirav Dave, Arvind, and Michael Pellauer, Massachusetts Institute of Technology</i>	
Type Inference for IP Composition	61
<i>Deepak A. Mathaikutty and Sandeep K. Shulka, Virginia Tech</i>	
From WiFi to WiMAX: Techniques for High-Level IP Reuse across Different OFDM Protocols	71
<i>Man Cheuk Ng, Muralidaran Vijayaraghavan, Nirav Dave, Massachusetts Institute of Technology, Gopal Raghavan, Jamey Hicks, Nokia Corporation, and Arvind, Massachusetts Institute of Technology</i>	
Poster Presentations: Abstracts	
Local Causal Reasoning of a Safety-Critical Subway System	83
<i>Edgar G. Daylight and Sandeep Shukla, Virginia Tech</i>	
Multi-Level Assertion-Based Design	85
<i>Hans Eweking, Martin Braun, Martin Schickel, Martin Schweikert, and Volker Nimbler, Darmstadt University of Technology</i>	
Extended Architecture Analysis Description Language for Software Product Line Approach in Embedded Systems	87
<i>Youngseok Oh, Dan Hyung Lee, Sungwon Kang, and Ji Hyun Lee, Information and Communications University</i>	

Design Contest	
Memocode 2007 Co-design Contest	91
<i>Forrest Brewer, University of California, Santa Barbara, and James C. Hoe, Carnegie Mellon University</i>	
VT Matrix Multiply Design for MEMOCODE '07.....	95
<i>Eric Simpson, Pengyuan Yu, Patrick Schaumont, Sumit Ahuja, and Sandeep Shukla, Virginia Tech</i>	
Hardware Acceleration of Matrix Multiplication on a Xilinx FPGA	97
<i>Nirav Dave, Kermin Fleming, Myron King, Michael Pellauer, and Muralidaran Vijayaraghavan, Massachusetts Institute of Technology</i>	
Session IV: Comparing Modeling Levels	
Towards a Unified Execution Model for Transactions in TLM	103
<i>Bernhard Niemann, Fraunhofer Institute for Integrated Circuits and Christian Haubelt, University of Erlangen-Nuremberg</i>	
Towards Equivalence Checking Between TLM and RTL Models	113
<i>Nicola Bombieri, Franco Fummi, University of Verona, Joao Marques-Silva, University of Southampton, and Graziano Pravadelli, University of Verona</i>	
Verification Driven Formal Architecture and Microarchitecture Modeling	123
<i>Yogesh Mahajan, Carven Chan, Ali Bayazit, Sharad Malik, Princeton University, and Wei Qin, Boston University</i>	
Keynote Talk II	
Proving What Programs Do Not	135
<i>Bertrand Meyer, ETH Zurich and Eiffel Software</i>	
Session V: HW/SW Co-Design	
Software/ Hardware Engineering with the Parallel Object-Oriented Specification Language	139
<i>B.D. Theelen, O. Florescu, MC.W. Geilen, J. Huang, P.H.A. van der Putten, and J.P.M. Voeten, Eindhoven University</i>	
One-dimensional Search Algorithms for Hardware/Software Partitioning	149
<i>Wu Jigang, Thambipillai Srikanthan, and Guang Chen, Nanyang Technological University</i>	
A Methodology for Automating Co-Scheduling for Reconfigurable Computing Systems	159
<i>Proshanta Saha and Terek El-Ghazawi, The George Washington University</i>	
Session VI: Timing Issues & Symbolic Techniques	
Temporal Refinement Using SMT and Model Checking with an Application to Physical-Layer Protocols	171
<i>Geoffrey M. Brown, Indiana University, and Lee Pike, Galois, Inc.</i>	
Combining Multi-Valued Logics in SAT-based ATPG for Path Delay Faults	181
<i>Stephan Eggersglüß, Görschwin Fey, Rolf Drechsler, University of Bremen, Andreas Glowatz, Friedrich Hapke, and Juergen Schloeffel, NXP Semiconductors Germany GmbH</i>	
Easier and More Informative Vacuity Checks	189
<i>Hana Chockler, IBM Research Mount Carmel, and Ofer Strichman, Technion</i>	
Keynote Talk III	
Bringing Hardware and Software Closer Together with Termination Analysis	201
<i>Byron Cook, Microsoft Research</i>	
Author Index	203