

2007 44th ACM/IEEE Design Automation Conference

**San Diego, CA
4-8 June 2007**

Volume 1 of 2

IEEE Catalog Number: 07CH37889
ISBN: 978-1-59593-771-1

TABLE OF CONTENTS

General Chair's Message.....	iii
In Memoriam of Richard Newton	iv
Committees	
Executive Committee.....	v
Technical Program Committee	vii
Tutorial Committee	ix
Panel Committee	x
Exhibitor Liaison Committee	x
Strategy Committee.....	xi
Student Design Contest Judges	xii
Monday Keynote Address.....	xiii
General Session Keynote Address	xiv
Thursday Keynote Address.....	xv
Awards	
Marie R. Pistilli Women in EDA Achievement Award	xvi
The P. O. Pistilli Undergraduate Scholarships.....	xvi
A. Richard Newton Graduate Scholarships.....	xvi
2006 Phil Kaufman Award for Distinguished Contributions to EDA.....	xvii
IEEE Emanuel R. Piore Award.....	xvii
IEEE Circuits and Systems Society 2007 Industrial Pioneer Award	xvii
IEEE Circuits and Systems Society 2007 Outstanding Young Author Award	xvii
IEEE Transactions on Computer-Aided Design 2007 Donald O. Pederson Best Paper Award.....	xviii
IEEE Transactions on Circuits and Systems 2007 Guillemin-Cauer Best Paper Award	xviii
2007 IEEE Fellows	xviii
ACM Paris Kanellakis Theory and Practice Award.....	xviii
ACM Transactions on Design Automation of Electronic Systems (TODAES) 2007 Best Paper Award.....	xviii
ACM/SIGDA Distinguished Service Awards.....	xviii
ACM Outstanding Dissertation in Electronic Design Automation Award	xix
SIGDA Outstanding New Faculty Award.....	xix
44th DAC Best Paper Candidates	xix
2007 DAC/ISSCC Student Design Contest Winners	xxi
Reviewers.....	xxii
Call for Papers	xxv

SESSION 1: SPECIAL SESSION: Trusted Hardware

Chair:	Patrick Schaumont (Virginia Polytechnic Inst.)	
1.1	Challenges for Trusted Hardware	1
	Cynthia E. Irvine (Naval Postgraduate School), Karl Levitt (National Science Foundation)	
1.2	Trusted Design in FPGAs	5
	Steve Trimberger (Xilinx Research Labs)	
1.3	Physical Unclonable Functions for Device Authentication and Secret Key Generation.....	9
	G. Edward Suh (Cornell Univ.), Srinivas Devadas (Massachusetts Inst. of Tech.)	
1.4	Side-Channel Attack Pitfalls.....	15
	Kris Tiri (Intel Corp.)	

SESSION 2: PANEL: Megatrends and EDA 2017 21

Chair: Greg Spirakis (*Retired Intel Corp., Currently Board Member at ArchPro*)

Organizer: Francine Bacchini

Panelists: Juan Antonio Carballo (*Argon Capital*), Aart de Geus (*Synopsys, Inc.*), Fu-Chieh Hsu (*Taiwan Semiconductor Manufacturing Co.*), Kurt Keutzer (*Univ. of California*), Kazu Yamada (*NEC Electronics America, Inc.*)

SESSION: 3 Industrial Application of System Level Methods

Chair:	Grant Martin (<i>Tensilica Inc.</i>)	
3.1	System-Level Design Flow Based on a Functional Reference for HW and SW.....	23
	Walter Tibboel, Victor Reyes, Martin Klompstra, Dennis Alders (<i>NXP Semiconductors</i>)	
3.2	Model-Driven Validation of SystemC Designs.....	29
	Hiren D. Patel, Sandeep K. Shukla (Virginia Polytechnic Inst. and State Univ.)	
3.3	Language Extensions to SystemC: Process Control Constructs.....	35
	Bishnupriya Bhattacharya, John Rose, Stuart Swan (<i>Cadence Design Systems, Inc.</i>)	
3.4	Simulink-Based MPSoC Design Flow: Case Study of Motion-JPEG and H.264	39
	Kai Huang, Lei Li, Xiaolang Yan (<i>Zhejiang Univ.</i>), Soo-Ik Chae, Sang-il Han (<i>Seoul National Univ.</i>), Katalin Popovici, Xavier Guerin (<i>TIMA Labs</i>), Lisane Brisolara, Luigi Carro (<i>Federal Univ. of Rio Grande do Sul</i>), Ahmed Amine Jerraya (<i>CEA-LETI, MINATEC</i>)	

SESSION 4: Novel Techniques for Interconnect

Chair: Jiang Hu (*Texas A&M Univ.*)

4.1	Design of Rotary Clock Based Circuits	43
	Zhengtao Yu, Xun Liu (North Carolina State Univ.)	
4.2	Escape Routing For Dense Pin Clusters In Integrated Circuits.....	49
	Muhammet Mustafa Ozdal (<i>Intel Corp.</i>)	
4.3	TROY: Track Router with Yield-driven Wire Planning	55
	Minsik Cho (Univ. of Texas), Hua Xiang (IBM Corp.), Ruchir Puri (IBM Corp.), David Z. Pan (Univ. of Texas)	
4.4	IPR: An Integrated Placement and Routing Algorithm.....	59
	Min Pan (Cadence Design Systems, Inc.), Chris Chu (Iowa State Univ.)	

SESSION 5: Formal and Semi-Formal Verification Techniques

Chair: Magdy S. Abadir (Freescale Semiconductor, Inc.)

5.1	An Effective Guidance Strategy for Abstraction-Guided Simulation	63
	Flavio M. De Paula, Alan J. Hu (<i>Univ. of British Columbia</i>)	

5.2	Leveraging Semi-Formal and Sequential Equivalence Techniques for Multimedia SoC Performance Validation	69
	Lovleen Bhatia, Jayesh Gaur, Praveen Tiwari, Raj S. Mitra, Sunil H. Matange (<i>Texas Instruments Inc.</i>)	
5.3	Synthesizing SVA Local Variables for Formal Verification	75
	Jiang Long, Andrew Seawright (<i>Mentor Graphics Corp.</i>)	

SESSION 6: Leakage Power Analysis and Optimization

Chair:	Kanak Agarwal (<i>IBM Corp.</i>)	
6.1	Fine-Grained Sleep Transistor Sizing Algorithm for Leakage Power Minimization.....	81
	De-Shiuan Chiou, Da-Cheng Juan, Yu-Ting Chen, Shih-Chieh Chang (<i>National Tsing Hua Univ.</i>)	
6.2	Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift.....	87
	Jie Gu, Sachin S. Sapatnekar, Chris Kim (<i>Univ. of Minnesota</i>)	
6.3	Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation	93
	Khaled R. Heloue, Navid Azizi, Farid N. Najm (<i>Univ. of Toronto</i>)	
6.4	Statistical Analysis of Full-Chip Leakage Power Considering Junction Tunneling Leakage	99
	Tao Li, Zhiping Yu (<i>Tsinghua Univ.</i>)	
6.5	Skewed Flip-Flop Transformation for Minimizing Leakage in Sequential Circuits	103
	Jun Seomun, Jaehyun Kim, Youngsoo Shin (<i>KAIST</i>)	

SESSION 7: PANEL: Making Manufacturing Work for You.....

Chair: Ruchir Puri (*IBM Corp.*)
 Organizers: Srikanth Venkataraman
 Panelists: Shishpal Rawat, Steve Griffith (*Syntricity*), Bob Madge (*LSI Logic Corp.*), Walter Ng (*Chartered Semiconductor Manufacturing*), Ankush Oberai (*Magma Design Automation, Inc.*), Greg Yeric (*Synopsys, Inc.*), Yervant Zorian (*Virage Logic Corp.*)

SESSION 8: Energy and Performance Issues in On-Chip Communication Networks

Chair:	Robert Dick (<i>Northwestern Univ.</i>)	
8.1	Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip	110
	Umit Y. Ogras, Radu Marculescu, Puru Choudhary, Diana Marculescu (<i>Carnegie Mellon Univ.</i>)	
8.2	Introducing the SuperGT Network-on-Chip	116
	Theodore Marescaux (IMEC), Henk Corporaal (Eindhoven Univ. of Tech.)	
8.3	Layered Switching for Networks on Chip.....	122
	Zhonghai Lu, Ming Liu, Axel Jantsch (<i>Royal Inst. of Tech.</i>)	
8.4	Energy-Aware Synthesis of Networks-on-Chip Implemented with Voltage Islands.....	128
	Lap-Fai Leung, Chi-Ying Tsui (<i>Univ. of Hong Kong</i>)	
8.5	The Case for Low-Power Photonic Networks on Chip.....	132
	Assaf Shacham, Keren Bergman, Luca P. Carloni (<i>Columbia Univ.</i>)	

SESSION 9: Circuit Simulation

Chair:	L. Miguel Silveira (<i>INESC-ID</i>)	
9.1	Interdependent Latch Setup/Hold Time Characterization via Euler-Newton Curve Tracing on State-Transition Equations	136
	Shweta Srivastava, Jaijeet Roychowdhury (<i>Univ. of Minnesota</i>)	
9.2	PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels	142
	Zhichun Wang, Xiaolue Lai, Jaijeet Roychowdhury (<i>Univ. of Minnesota</i>)	
9.3	Accurate Waveform Modeling using Singular Value Decomposition with Applications to Timing Analysis	148
	Anand Ramalingam, Ashish Kumar Singh, Michael Orshansky, David Z. Pan (<i>Univ. of Texas</i>), Sani R. Nassif (<i>IBM Corp.</i>)	

9.4	Simulating Improbable Events	154
	Suwen Yang, Mark R. Greenstreet (<i>Univ. of British Columbia</i>)	
9.5	SBPOR: Second-Order Balanced Truncation for Passive Order Reduction of RLC Circuits	158
	Boyuan Yan, Sheldon X.-D. Tan, Pu Liu (Univ. of California), Bruce McGaughy (Cadence Design Systems, Inc.)	

SESSION 10: Signal and Power Delivery Integrity

Chair: Eli Chiprout (*Intel Corp.*)

10.1	On-Chip Decoupling Capacitance and P/G Wire Co-optimization for Dynamic Noise	162
	Min Zhao, Rajendran Panda, Ben Reschke, Yuhong Fu, Sri Chandrasekaran, Savithri Sundareswaran, Shu Yan (<i>Freescale Semiconductor, Inc.</i>), Trudi Mewetty (<i>Australia Semiconductor Tech. Company</i>)	
10.2	Optimal Selection of Voltage Regulator Modules in a Power Delivery Network.....	168
	Behnam Amelifard, Massoud Pedram (<i>Univ. of Southern California</i>)	
10.3	Top-k Aggressors Sets in Delay Noise Analysis.....	174
	Ravikishore Gandikota, Kaviraj Chopra, David Blaauw, Dennis Sylvester (<i>Univ. of Michigan</i>), Murat Becer (<i>CLK Design Automation Inc.</i>)	
10.4	A New Twisted Differential Line Structure in Global Bus Design.....	180
	Zhanyuan Jiang, Shiyan Hu, Weiping Shi (<i>Texas A&M Univ.</i>)	
10.5	Effects of Coupling Capacitance and Inductance on Delay Uncertainty and Clock Skew	184
	Abinash Roy, Noha Mahmoud, Masud H. Chowdhury (<i>Univ. of Illinois</i>)	

SESSION 11: SPECIAL SESSION: Functional Verification of ESL Models

Chair: Robert B. Jones (*Intel Corp.*)

11.1	Formal Techniques for SystemC Verification.....	188
	Moshe Y. Vardi (<i>Rice Univ.</i>)	
11.2	Design for Verification in System-Level Models and RTL	193
	Anmol Mathur, Venkat Krishnaswamy (<i>Calypto Design Systems, Inc</i>)	
11.3	Verification Methodologies in a TLM-to-RTL Design Flow.....	199
	Atsushi Kasuya, Tesh Tesfaye (<i>JEDA Technologies, Inc.</i>)	
11.4	Memory Modeling in ESL-RTL Equivalence Checking.....	205
	Alfred Koelbl, Jerry R. Burch, Carl Pixley (<i>Synopsys, Inc.</i>)	

SESSION 12: PANEL: Early Power-Aware Design and Validation: Myth or Reality? 210

Chair: Stephen Bailey (*Mentor Graphics Corp.*)

Organizers: Gila Kamhi, Sarah Miller

Panelists: Steve Curtis (*Intel Corp.*), Juergen Karmann (*Infineon Technologies AG*), Stephen Kosonocky (*IBM Corp.*), Enrico Macii (*Politecnico di Torino*), Wolfgang H. Nebel (*OFFIS Research Inst.*), YC Wong (*Broadcom*)

SESSION 13: Memories in Embedded Systems

Chair: Nigel Topham (*Univ. of Edinburgh*)

13.1	Endurance Enhancement of Flash-Memory Storage Systems: An Efficient Static Wear Leveling Design.....	212
	Yuan-Hao Chang (National Taiwan Univ.), Jen-Wei Hsieh (National Chiayi Univ.), Tei-Wei Kuo (National Taiwan Univ.)	
13.2	A System For Coarse Grained Memory Protection In Tiny Embedded Processors.....	218
	Ram Kumar Rengaswamy, Akhilesh Singhania, Andrew Castner, Eddie Kohler, Mani Srivastava (<i>Univ. of California</i>)	
13.3	Reducing Off-Chip Memory Access Costs Using Data Recomputation in Embedded Chip Multi-processors	224
	Hakduran Koc, Ehat Ercanli (<i>Syracuse Univ.</i>), Mahmut Kandemir, Ozcan Ozturk (<i>Pennsylvania State Univ.</i>)	

13.4	A Memory-Conscious Code Parallelization Scheme	230
	Liping Xue (Univ. of Delaware), Ozcan Ozturk, Mahmut Kandemir (Pennsylvania State Univ.)	
13.5	A Self-Tuning Configurable Cache.....	234
	Ann Gordon-Ross, Frank Vahid (<i>Univ. of California</i>)	

SESSION 14: Statistical Techniques for Timing Analysis and Design

Chair: Michael Orshansky (*Univ. of Texas*)

14.1	Comparative Analysis of Conventional and Statistical Design Techniques	238
	Steven M. Burns, Mahesh Ketkar, Noel Menezes, Keith A. Bowman, James W. Tschanz, Vivek De (<i>Intel Corp.</i>)	
14.2	Fast Second-Order Statistical Static Timing Analysis Using Parameter Dimension Reduction	244
	Zhuo Feng, Peng Li (Texas A&M Univ.), Yaping Zhan (Advanced Micro Devices, Inc.)	
14.3	Non-Linear Statistical Static Timing Analysis for Non-Gaussian Variation Sources.....	250
	Lerong Cheng, Lei He (Univ. of California), Jinjun Xiong (IBM Corp.)	
14.4	Beyond Low-Order Statistical Response Surfaces: Latent Variable Regression for Efficient, Highly Nonlinear Fitting	256
	Amith Singhee, Rob A. Rutenbar (<i>Carnegie Mellon Univ.</i>)	
	SESSION 15: SPECIAL SESSION: Wild and Crazy Ideas (WACI)	
	Chair: Lou Scheffer (Cadence Design Systems, Inc.)	

SESSION 15: SPECIAL SESSION: Wild and Crazy Ideas (WACI)

Chair: Lou Scheffer (Cadence Design Systems, Inc.)

15.1	Chip Multi-Processor Generator	262
	Alex Solomatnikov, Amin Firoozshahian, Wajahat Qadeer, Ofer Shacham, Kyle Kelley, Zain Asgar, Megan Wachs, Rehan Hameed, Mark Horowitz (<i>Stanford Univ.</i>)	
15.2	The Case for the Precision Timed (PRET) Machine.....	264
	Stephen A. Edwards (Columbia Univ.), Edward A. Lee (Univ. of California)	
15.3	Quantum-Like Effects in Network-on-Chip Buffers Behavior	266
	Paul Bogdan, Radu Marculescu (<i>Carnegie Mellon Univ.</i>)	
15.4	CAD-based Security, Cryptography, and Digital Rights Management.....	268
	Farinaz Koushanfar (<i>Rice Univ.</i>) Miodrag Potkonjak (<i>Univ. of California</i>)	
15.5	Line-End Shortening is Not Always a Failure	270
	Puneet Gupta (<i>Blaze DFM, Inc.</i>), Andrew B. Kahng (<i>Univ. of California</i>), Youngmin Kim, Saumil Shah, Dennis Sylvester (<i>Univ. of Michigan</i>)	
15.6	You Can Get There From Here: Connectivity of Random Graphs on Grids	272
	Steven P. Levitan (Univ. of Pittsburgh)	
15.7	High Performance and Low Power Electronics on Flexible Substrate	274
	Jing Li, Kunhyuk Kang, Aditya Bansal, Kaushik Roy (<i>Purdue Univ.</i>)	
15.8	Novel CNTFET-based Reconfigurable Logic Gate Design.....	276
	J. Liu, I. O'Connor, D. Navarro, F. Gaffiot (<i>Ecole Centrale de Lyon</i>)	

SESSION 16: Distributed Computing: Automotive Network Design and Analysis

Chair: Antal Rajnak (Mentor Graphics Corp.)

16.1	Period Optimization for Hard Real-time Distributed Automotive Systems.....	278
	Abhijit Davare, Qi Zhu, and Alberto Sangiovanni-Vincentelli (<i>Univ. of California</i>), Marco Di Natale, Sri Kanajan (<i>General Motors Corp.</i>), Claudio Pinello (<i>Cadence Design Systems, Inc.</i>)	
16.2	Performance Analysis of FlexRay-based ECU Networks.....	284
	Andrei Hagiescu, Unmesh D. Bordoloi, Samarjit Chakraborty (<i>National Univ. of Singapore</i>), Prahladavaradan Sampath, P. Vignesh V. Ganesan, S. Ramesh (<i>General Motors R&D</i>)	

16.3	Experimental Jitter Analysis in a FlexCAN Based Drive-by-Wire Automotive Application	290
	Juan R. Pimentel (Kettering Univ.), Jason Paskvan (Mentor Graphics Corp.)	
16.4	Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking	294
	Zonghua Gu, Xiuqiang He, Mingxuan Yuan (<i>Hong Kong Univ. of Science and Tech.</i>)	

SESSION 17: Emerging Nanoscale Hybrid Circuits and Architectures

Chair: Mohammad Tehranpoor (*Univ. of Connecticut*)

17.1	NanoMap: An Integrated Design Optimization Flow for a Hybrid Nanotube/CMOS Dynamically Reconfigurable Architecture	300
	Wei Zhang, Niraj K. Jha (Princeton Univ.), Li Shang (Queen's Univ.)	
17.2	Design and Analysis of Hybrid NEMS-CMOS Circuits for Ultra Low-Power Applications	306
	Hamed F. Dadgour, Kaustav Banerjee (<i>Univ. of California</i>)	
17.3	Towards An Ultra-Low-Power Architecture Using Single-Electron Tunneling Transistors	312
	Changyun Zhu, Li Shang (<i>Queen's Univ.</i>), Zhenyu (Peter) Gu, Robert P. Dick (<i>Northwestern Univ.</i>), Robert G. Knobel (<i>Queen's Univ.</i>)	

SESSION 18: Physical Implementation of FPGAs

Chair: Tim Tuan (*Xilinx, Inc.*)

18.1	GlitchMap: An FPGA Tech. Mapper for Low Power Considering Glitches	318
	Lei Cheng, Deming Chen, Martin D.F. Wong (<i>Univ. of Illinois</i>)	
18.2	Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits	324
	Tomasz Czajkowski, Stephen D. Brown (<i>Univ. of Toronto</i>)	
18.3	Single-Event-Upset (SEU) Awareness in FPGA Routing.....	330
	S. Golshan, E. Bozorgzadeh (<i>Univ. of California</i>)	
18.4	Enhancing FPGA Performance for Arithmetic Circuits.....	334
	Philip Brisk, Ajay K. Verma, Paolo Ienne (<i>EPFL</i>), Hadi Parandeh-Afshar (<i>Univ. of Tehran</i>)	

SESSION 19: Process Aware Physical Design

Chair: Lars Liebmann (*IBM Corp.*)

19.1	Fast Min-Cost Buffer Insertion under Process Variations	338
	Ruiming Chen, Hai Zhou (<i>Northwestern Univ.</i>)	
19.2	Exact Combinatorial Optimization Methods for Physical Design of Regular Logic Bricks.....	344
	Brian Taylor, Larry Pileggi (<i>Carnegie Mellon Univ.</i>)	
19.3	Concurrent Wire Spreading, Widening, and Filling.....	350
	Olivier Rizzo (Infineon Technologies AG), Hanno Melzner (Infineon Technologies AG)	
19.4	Modeling Litho-Constrained Design Layout	354
	Min-Chun Tsai, Daniel Zhang, Zongwu Tang (<i>Synopsys, Inc.</i>)	

SESSION 20: Reliable Design and CAD Solutions for Circuit Aging

Chair: Marek Patyra (*Intel Corp.*)

20.1	Characterization and Estimation of Circuit Reliability Degradation under NBTI using On-Line IDDQ Measurement	358
	Kunhyuk Kang, Keejong Kim, Ahmad E. Islam, Muhammad A. Alam, Kaushik Roy (<i>Purdue Univ.</i>)	
20.2	The Impact of NBTI on the Performance of Combinational and Sequential Circuits.....	364
	Wenping Wang, Sarvesh Bhardwaj, Rakesh Vattikonda, Sarma Vrudhula, Yu Cao (<i>Arizona State Univ.</i>), Shengqi Yang (<i>Peking Univ.</i>), Frank Liu (<i>IBM Corp.</i>)	

20.3	NBTI-Aware Synthesis of Digital Circuits	370
	Sanjay V. Kumar, Chris H. Kim, Sachin S. Sapatnekar (<i>Univ. of Minnesota</i>)	

SESSION 21: INVITED SESSION: Silicon, Safety and Self-Driving Cars

	Chair: David W. Smith (<i>Synopsys, Inc.</i>)	
21.1	There Is More Than Moore In Automotive	376
	Hartmut Hiller (<i>Infineon Technologies AG</i>)	
21.2	Modeling Safe Operating Area in Hardware Description Languages	377
	Leonid Goldgeisser, Ernst Christen, Zhichao Deng (<i>Synopsys, Inc.</i>)	
21.3	Autonomous Automobiles: Developing Cars That Drive Themselves	383
	Dave Ferguson (<i>Intel Corp.</i>)	

SESSION 22: SPECIAL SESSION: Silicon Measurement Correlation to Reliability, Noise and Timing Effects

	Chair: Yu Cao (Arizona State Univ.)	
22.1	Design-Silicon Timing Correlation - A Data Mining Perspective	384
	Li-C. Wang, Pouria Bastani (<i>Univ. of California</i>), Magdy S. Abadir (<i>Freescale Semiconductor, Inc.</i>)	
22.2	Silicon Speedpath Measurement and Feedback into EDA Flows	390
	Kip Killpack, Chandramouli Kashyap, Eli Chiprout (<i>Intel Corp.</i>)	
22.3	Characterizing Process Variation in Nanometer CMOS	396
	Kanak Agarwal, Sani Nassif (<i>IBM Corp.</i>)	
22.4	On-Chip Measurements Complementary to Design Flows for Integrity in SoCs	400
	Makoto Nagata (<i>Kobe Univ.</i>)	

SESSION 23: Optimizing Arithmetic and Communication

	Chair: Ken Stevens (<i>Univ. of Utah</i>)	
23.1	Progressive Decomposition: A Heuristic to Structure Arithmetic Circuits	404
	Ajay K. Verma, Philip Brisk, Paolo Ienne (<i>EPFL</i>)	
23.2	Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System	410
	Rebecca L. Collins, Luca P. Carloni (<i>Columbia Univ.</i>)	
23.3	Synchronous Elastic Circuits with Early Evaluation and Token Counterflow	416
	Jordi Cortadella (<i>Universitat Politècnica de Catalunya</i>), Mike Kishinevsky (<i>Intel Corp.</i>)	
23.4	Optimization of Area in Digital FIR Filters using Gate-Level Metrics	420
	Levent Aksoy (<i>Istanbul Technical Univ.</i>), Eduardo Costa (<i>Universidade Católica de Pelotas</i>), Paulo Flores, Jose Monteiro (<i>INESC-ID/IST</i>)	

SESSION 24: Analog and RF Simulation

	Anirudh Devgan (<i>Magma Design Automation, Inc.</i>)	
24.1	Parameter Finding Methods for Oscillators with a Specified Oscillation Frequency	424
	Igor Vytyaz, Un-Ku Moon, Kartikeya Mayaram (<i>Oregon State Univ.</i>), David C. Lee, Suihua Lu, Amit Mehrotra (<i>Berkeley Design Automation, Inc.</i>)	
24.2	Modeling Simultaneous Switching Noise-Induced Jitter for System-on-Chip Phase-Locked Loops	430
	Henry H. Y. Chan, Zeljko Zilic (<i>McGill Univ.</i>)	
24.3	Accelerating Harmonic Balance Simulation Using Efficient Parallelizable Hierarchical Preconditioning	436
	Wei Dong, Peng Li (<i>Texas A&M Univ.</i>)	
24.4	Fast, Non-Monte-Carlo Estimation of Transient Performance Variation Due to Device Mismatch	440
	Jaeha Kim, Kevin D. Jones (<i>Rambus, Inc.</i>), Mark A. Horowitz (<i>Rambus, Inc., and Stanford Univ.</i>)	

SESSION 25: PANEL: TLM: Crossing Over From Buzz to Adoption.....444

Daniel D. Gajski (*Univ. of California*)

Organizer: Francine Bacchini

Panelists: Laurent Maillet-Contoz (*STMicroelectronics*), Jack Dovovan (*ESLX Inc.*), Jack Greenbaum (*Green Hills Software, Inc.*), Kashiwagi Haruhisa (*STAR*), Tommi Makelainen (*Nokia*), Rishiyur S. Nikhil (*Bluespec, Inc.*)

SESSION 26: PANEL: Electronics: The New Differential in the Automotive Industry.....446

Chair: Walden C. Rhines (*Mentor Graphics Corp.*)

Organizer: Nick Smith

Panelists: Andrew Chien (*Ricardo Strategic Consulting*), Alberto Sangiovanni-Vincentelli (*Univ. of California*), Christopher Hegarty (*Infineon Technologies AG*), Frank Winters (*Delphi Electronics and Safety*)

SESSION 27: Modern Placement Techniques

Chair: Hai Zhou (Northwestern Univ.)

- 27.1 MP-trees: A Packing-Based Macro Placement Algorithm for Mixed-Size Designs.....447
Tung-Chieh Chen, Ping-Hung Yuh, Yao-Wen Chang (*National Taiwan Univ.*), Fwu-Juh Huang, Denny Liu (*MediaTek Inc.*)
- 27.2 RQL: Global Placement via Relaxed Quadratic Spreading and Linearization.....453
Natarajan Viswanathan (*Iowa State Univ.*), Gi-Joon Nam, Charles J. Alpert, Paul Villarrubia, Haoxing Ren (*IBM Corp.*), Chris Chu (*Iowa State Univ.*)
- 27.3 Improving Voltage Assignment by Outlier Detection and Incremental Placement459
Huaizhi Wu (*Atoptech, Inc.*), Martin D.F. Wong (Univ. of Illinois)
- 27.4 Analog Placement Based on Novel Symmetry-Island Formulation.....465
Po-Hung Lin (National Taiwan Univ. and Springsoft, Inc.), Shyh-Chang Lin (Springsoft, Inc.,)

SESSION 28: Advances in Embedded Hardware Design

Chair: Tony Givargis (*Univ. of California*)

- 28.1 Modeling the Function Cache for Worst-Case Execution Time Analysis471
Raimund Kirner, Martin Schoeberl (Institut fuer Technische Informatik Technische Universitaet)
- 28.2 An Embedded Multi-resolution AMBA Trace Analyzer for Microprocessor-based SoC Integration.....477
Chung-Fu Kao, Ing-Jer Huang, Chi-Hung Lin (*National Sun Yat-Sen Univ.*)
- 28.3 Hardware Support for Secure Processing in Embedded Systems483
Shufu Mao, Tilman Wolf (Univ. of Massachusetts)
- 28.4 RIJID: Random Code Injection to Mask Power Analysis Based Side Channel Attacks.....489
Jude Angelo Ambrose, Roshan G. Rage, Sri Parameswaran (*Univ. of New South Wales*)
- 28.5 Compact State Machines for High Performance Pattern Matching493
Piti Piyachon, Yan Luo (Univ. of Massachusetts)

SESSION 29: Bridging the Gap with Silicon

Chair: Masanori Hashimoto (*Osaka Univ.*)

- 29.1 Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations497
Qunzeng Liu, Sachin S. Sapatnekar (Univ. of Minnesota)
- 29.2 Statistical Framework for Tech.-Model-Product Co-Design and Convergence.....503
Choongyeun Cho, Daeik Kim, Jonghae Kim, Jean-Olivier Plouchart, Robert Trzcinski (*IBM Corp.*)
- 29.3 Extraction of Statistical Timing Profiles Using Test Data509
Ying-Yen Chen, Jing-Jia Liou (*National Tsing Hua Univ.*)
- 29.4 An Analysis of Timing Violations Due to Spatially Distributed Thermal Effects in Global Wires.....515
Krishnan Sundaresan (Sun Microsystems, Inc.), Nihar Mahapatra (Michigan State Univ.)

SESSION 30: Practical Solutions for Power-Aware Testing

Chair:	Sandip Kundu (Univ. of Massachusetts)	
30.1	Scan Test Planning for Power Reduction.....	521
	Michael E. Imhof, Christian G. Zoellin, Hans-Joachim Wunderlich (<i>Institut fuer Technische Informatik, Universitaet Stuttgart</i>), Nicolas Maeding, Jens Leenstra (<i>IBM Corp.</i>)	
30.2	Critical-Path-Aware X-Filling for Effective IR-Drop Reduction in At-Speed Scan Testing.....	527
	Xiaoqing Wen, Tatsuya Suzuki, Seiji Kajihara, Kohei Miyase (<i>Kyushu Inst. of Tech.</i>), Yuji Ohsumi (<i>Dai Nippon Printing, Co., Ltd.</i>), Kewal K. Saluja (<i>Univ. of Wisconsin</i>)	
30.3	Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SoC Design	533
	Nisar Ahmed, Mohammad Tehranipoor (Univ. of Connecticut), Vinay Jayaram (Texas Instruments Inc.)	
30.4	New Test Data Decompressor for Low Power Applications	539
	Grzegorz Mrugalski, Janusz Rajski (<i>Mentor Graphics Corp.</i>), Dariusz Czysz, Jerzy Tyszer (<i>Poznañ Univ. of Tech.</i>)	

SESSION 31: SPECIAL SESSION: Virtual Automotive Platforms

Chair:	Luciano Lavagno (<i>Politecnico Di Torino</i>)	
31.2	Automotive Software Integration.....	545
	Razvan Racu, Arne Hamann, Rolf Ernst (Technical Univ. of Braunschweig), Kai Richter (Symtavision GmbH)	
31.3	Virtual Platforms and Timing Analysis: Status, Challenges and Future Directions	551
	Marco Di Natale (<i>Scuola Superiore S. Anna</i>)	
31.4	Computer-Aided Architecture Design & Optimized Implementation of Distributed Automotive EE Systems	556
	Antal Rajnak, Ajay Kumar (<i>Mentor Graphics Corp.</i>)	

SESSION 32: SPECIAL SESSION: The Future of Interconnects: How Will Billions of Transistors Communicate in the Nanometer Era

Chair:	Nagaraj NS (Texas Instruments Inc.)	
32.1	Interconnects in the Third Dimension: Design and Process Challenges for 3D ICs	562
	Kerry Bernstein, Paul Andry, Phil Emma, David Greenberg, Wilfried Haensch, Mike Ignatowski, Steve Koester, John Magerlein, Ruchir Puri, Albert Young, Jerome Cann (<i>IBM Corp.</i>)	
32.2	Performance Modeling and Optimization for Single- and Multi-Wall Carbon Nanotube Interconnects	568
	Azad Naeemi, Reza Sarvari, James D. Meindl (<i>Georgia Inst. of Tech.</i>)	
32.3	Micro-Photonic Interconnects: Characteristics, Possibilities and Limitations	574
	Jaijeet Roychowdhury (<i>Univ. of Minnesota</i>)	
32.4	CAD Implications of New Interconnect Technologies	576
	Louis K. Scheffer (Cadence Design Systems, Inc.)	

SESSION 33: Advances in Decision Procedures

Chair:	Alok Jain (Cadence Design Systems, Inc.)	
33.1	Alembic: An Efficient Algorithm for CNF Preprocessing.....	582
	Hyojung Han and Fabio Somenzi (<i>Univ. of Colorado</i>)	
33.2	EHSAT: An Efficient RTL Satisfiability Solver Using an Extended DPLL Procedure	588
	Shujun Deng, Jinian Bian, Weimin Wu, Xiaoqing Yang, and Yanni Zhao (<i>Tsinghua Univ.</i>)	
33.3	On-The-Fly Resolve Trace Minimization	594
	Ohad Shacham, Karen Yorav (<i>IBM Corp.</i>)	
33.4	On Resolution Proofs for Combinational Equivalence	600
	Satrajit Chatterjee, Alan Mishchenko, Robert Brayton (<i>Univ. of California</i>), Andreas Kuehlmann (<i>Cadence Design Systems, Inc.</i>)	

SESSION 34: 3D IC and Package Design Issues

Chair:	John Berrie (<i>Zuken UK Ltd.</i>)	
34.1	An Integer Linear Programming Based Routing Algorithm for Flip-Chip Design.....	606
	Jia-Wei Fang, Chin-Hsiung Hsu, Yao-Wen Chang (<i>National Taiwan Univ.</i>)	
34.2	Computationally Efficient Power Integrity Simulation for System-on-Package Applications	612
	Krishna Bharath, Ege Engin, Madhavan Swaminathan (<i>Georgia Inst. of Tech.</i>), Kazuhide Uriu, Toru Yamada (<i>Matsushita Electric Industrial Co., Ltd.</i>)	
34.3	Off-chip Decoupling Capacitor Allocation for Chip Package Co-Design	618
	Hao Yu (Berkeley Design Automation, Inc.), Chunta Chu, Lei He (Univ. of California)	
34.4	Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors	622
	Kiran Puttaswamy, Gabriel H. Loh (<i>Georgia Inst. of Tech.</i>)	
34.5	Placement of 3D ICs with Thermal and Interlayer Via Considerations	626
	Brent Goplen (<i>IBM Corp.</i>), Sachin Sapatnekar (<i>Univ. of Minnesota</i>)	

SESSION 35: PANEL: Corezilla: Build and Tame the Multicore Beast 632

Chair:	Markus Levy (<i>Multicore Association</i>)	
Organizer:	Lauren Sarno	
Panelists:	Gordon Cameron (<i>Mentor Graphics Corp.</i>), Wen-mei W. Hwu (<i>Univ. of Illinois</i>), James R. Larus (<i>Microsoft Corp.</i>), Christopher K. Lennard (<i>ARM Ltd</i>), Craig Lund (<i>Mercury Computer Systems, Inc.</i>), James Reinders (<i>Intel Corp.</i>), Takashi Yoshimori (<i>Toshiba Corp.</i>)	

SESSION 36: SPECIAL SESSION: Synthetic Biology: An Emerging Discipline with New Engineering Rules and Design Tools

Chair:	Ion Mandouli (Univ. of Connecticut)	
36.1	Synthetic Biology: from Bacteria to Stem Cells	634
	Ron Weiss (Princeton Univ.)	
36.2	Engineering Synthetic Killer Circuits in Bacteria.....	636
	Lingchong You (<i>Duke Univ.</i>)	
36.3	Programming Living Cells to Function as Massively Parallel Computers.....	638
	Jeffrey J. Tabor (Univ. of California)	
36.4	Synthesizing Stochasticity in Biochemical Systems.....	640
	Brian Fett (Univ. of Minnesota), Jehoshua Bruck (California Inst. of Tech.), Marc D. Riedel (Univ. of Minnesota)	

SESSION 37: Programming and Scheduling Embedded Systems

Chair:	Paolo Ienne (Ecole Polytechnique Fédérale de Lausanne)	
37.1	Instruction Splitting for Efficient Code Compression.....	646
	Talal Bonny, Jörg Henkel (<i>Univ. of Karlsruhe</i>)	
37.2	An Embedded Coherent-Multithreading Multimedia Processor and Its Programming Model	652
	Jui-Chin Chu, Wei-Chun Ku, Shu-Hsuan Chou, Tien-Fu Chen, Jiun-In Guo (<i>National Univ. of Chung Cheng</i>)	
37.3	Efficient Computation of Buffer Capacities for Cyclo-Static Dataflow Graphs	658
	Maarten H. Wiggers (Univ. of Twente), Marco J.G. Bekooij (NXP Semiconductors), Gerard J.M. Smit (Univ. of Twente)	
37.4	Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time.....	664
	Changjiu Xian, Yung-Hsiang Lu, Zhiyuan Li (<i>Purdue Univ.</i>)	

SESSION 38: Emerging Test Solutions

Chair: Alex Orailoglu (*Univ. of California*)

- 38.1 A Robust Protocol for Concurrent On-Line Test (COLT) of NoC-based Systems-on-a-Chip 670
Praveen S. Bhojwani, Rabi N. Mahapatra (*Texas A&M Univ.*)
- 38.2 SoC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects 676
Qiang Xu, Yubin Zhang (*The Chinese Univ. of Hong Kong*) Krishnendu Chakrabarty (*Duke Univ.*)
- 38.3 A DFT Method for Time Expansion Model at Register Transfer Level 682
Hiroyuki Iwata, Tomokazu Yoneda, Hideo Fujiwara (*Nara Inst. of Science and Tech.*)
- 38.4 Test Generation in the Presence of Timing Exceptions and Constraints 688
Dhiraj Goswami, Kun-Han, Tsai Mark Kassab, Janusz Rajska (*Mentor Graphics Corp.*)

SESSION 39: Circuit Level Power Analysis and Low Power Design

Chair: Chris Kim (*Univ. of Minnesota*)

- 39.1 Analysis and Optimization of Sleep Modes in Subthreshold Circuit Design 694
Mingoo Seok, Scott Hanson, Dennis Sylvester, David Blaauw (*Univ. of Michigan*)
- 39.2 Nanometer Device Scaling in Subthreshold Circuits 700
Scott Hanson, Mingoo Seok, Dennis Sylvester, David Blaauw (*Univ. of Michigan*)
- 39.3 Efficient Modeling Techniques for Dynamic Voltage Drop Analysis 706
Hedi Harizi (*Qimonda AG*), Robert Haeussler (*Infineon Tech. AG*), Markus Olbrich, Erich Barke (*Univ. of Hannover*)
- 39.4 On Estimating Impact of Loading Effect on Leakage Current in Sub-65nm Scaled CMOS Circuits Based on Newton-Raphson Method 712
Ashesh Rastogi, Wei Chen, Sandip Kundu (*Univ. of Massachusetts*)
- 39.5 Energy-Aware Data Compression for Multi-Level Cell (MLC) Flash Memory 716
Yongsoo Joo, Youngjin Cho, Donghwa Shin, Naehyuck Chang (*Seoul National Univ.*)

SESSION 40: Parameter Tuning in System Architecture Exploration

Chair: Erwin de Kock (*NXP Semiconductors*)

- 40.1 Shared Resource Access Attributes for High-Level Contention Models 720
Alex Bobrek (*Carnegie Mellon Univ.*), JoAnn M. Paul (*Virginia Tech*), Donald E. Thomas (*Carnegie Mellon Univ.*)
- 40.2 A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices 726
Akash Kumar, Bart Mesman, Henk Corporaal, Bart Theelen (*Eindhoven Univ. of Tech.*)
- 40.3 Automatic Cache Tuning for Energy-Efficiency using Local Regression Modeling 732
Peter Hallschmid, Resve Saleh (*Univ. of British Columbia*)
- 40.4 Reducing Data-Memory Footprint of Multimedia Applications by Delay Redistribution 738
Balaji Raman, Samarjit Chakraborty, Wei Tsang Ooi (*National Univ. of Singapore*), Santanu Dutta (*NVIDIA Corp.*)

SESSION 41: PANEL: Verification Coverage: When is Enough Enough 744

Chair: Alan Hu (*Univ. of British Columbia*)

Organizer: Francine Bacchini

Panelists: Tom Fitzpatrick (*Mentor Graphics Corp.*), David J. Lacey (*Hewlett-Packard Co.*), Andrew Piziali (*Consultant for Cadence Design Systems, Inc.*), Rajeev Ranjan (*Jasper Design Automation, Inc.*), Mercedes Tan (*Sun Microsystems, Inc.*), Avi Ziv (*IBM Corp.*)

SESSION 42: SPECIAL SESSION: Thousand-Core Chips

Chair:	David Yeh (Texas Instruments Inc.)	
42.1	Thousand-Core Chips - A Technology Perspective	746
	Shekhar Borkar (<i>Intel Corp.</i>)	
42.2	The KILL Rule for Multicore	750
	Anant Agarwal (Massachusetts Institute of Tech. and Tilera Corp.), Markus Levy (EEMBC)	
42.3	Implicitly Parallel Programming Models for Thousand-Core Microprocessors	754
	Wen-mei Hwu, Shane Ryoo, Sain-Zee Ueng, John H. Kelm, Sam S. Stone, Robert E. Kidd, Sara S. Baghsorkhi, Aqeel A. Mahesri, Stephanie C. Tsao, Steve S. Lumetta, Matthew I. Frank, and Sanjay J. Patel (<i>Univ. of Illinois</i>), Isaac Gelado, Nacho Navarro (<i>Universitat Politecnica de Catalunya</i>)	
42.4	Multi-Core Design Automation Challenges.....	760
	John A. Darringer (<i>IBM Corp.</i>)	

SESSION 43: Communication-Based Resource Allocation

Chair:	Luca Carloni (<i>Columbia Univ.</i>)	
43.1	Interconnect and Communication Synthesis for Distributed Register-File Microarchitecture	765
	Kyoung-Hwan Lim, YongHwan Kim, Taewhan Kim (<i>Seoul National Univ.</i>)	
43.2	Selective Bandwidth and Resource Management in Scheduling for Dynamically Reconfigurable Architectures	771
	Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil Dutt (<i>Univ. of California</i>), Juanjo Noguera (<i>Technical Univ. of Catalonia</i>)	
43.3	Multiprocessor Resource Allocation for Throughput-Constrained Synchronous Dataflow Graphs	777
	S. Stuijk, T. Basten, M.C.W. Geilen and H. Corporaal (<i>Eindhoven Univ. of Tech.</i>)	
43.4	Global Critical Path: A Tool for System-Level Timing Analysis.....	783
	Girish Venkataramani, Tiberiu Chelcea, Seth C. Goldstein (<i>Carnegie Mellon Univ.</i>), Mihai Budiu (<i>Microsoft Corp.</i>)	
43.5	Designer-Controlled Generation of Parallel and Flexible Heterogeneous MPSoC Specification.....	787
	Pramod Chandraiah and Rainer Doemer (<i>Univ. of California</i>)	

SESSION 44: Embedded Processor and MPSoC Design

Chair:	Nikil Dutt (Univ. of California)	
44.1	RISPP: Rotating Instruction Set Processing Platform.....	791
	Lars Bauer, Muhammad Shafique, Simon Kramer, Jörg Henkel (<i>Univ. of Karlsruhe</i>)	
44.2	ASIP Instruction Encoding for Energy and Area Reduction.....	797
	Paul Morgan, Richard Taylor (<i>CriticalBlue</i>)	
44.3	Approximation Algorithm for Data Mapping on Block Multi-threaded Network Processor Architectures	801
	Chris Ostler, Karam S. Chatha (<i>Arizona State Univ.</i>)	
44.4	Program Mapping onto Network Processors by Recursive Bipartitioning and Refining.....	805
	Jia Yu, Jingnan Yao, Laxmi Bhuyan (<i>Univ. of California</i>), Jun Yang (<i>Univ. of Pittsburgh</i>)	
44.5	Design Methodology for Pipelined Heterogeneous Multiprocessor System.....	811
	Seng Lin Shee, Sri Parameswaran (<i>Univ. of New South Wales</i>)	

SESSION 45: Modeling Tech. Impact

Chair:	Davide Pandini (<i>STMicroelectronics</i>)	
45.1	A General Framework for Spatial Correlation Modeling in VLSI Design	817
	Frank Liu (<i>IBM Corp.</i>)	

45.2	Modeling and Analysis of Non-Rectangular Gate for Post-Lithography Circuit Simulation	823
	Ritu Singhal, Asha Balijepalli, Yu Cao, Anupama Subramaniam (<i>Arizona State Univ.</i>), Frank Liu, Sani Nassif (<i>IBM Corp.</i>)	
45.3	A Framework for Accounting for Process Model Uncertainty in Statistical Static Timing Analysis	829
	Guo Yu, Wei Dong, Zhuo Feng and Peng Li (<i>Texas A&M Univ.</i>)	
45.4	Fast Capacitance Extraction in Multilayer, Conformal and Embedded Dielectric using Hybrid Boundary Element Method.....	835
	Ying Zhou, Weiping Shi (<i>Texas A&M Univ.</i>), Zhuo Li (<i>Pextra Corp.</i>)	

SESSION 46: Tech. Mapping and Physical Synthesis

Chair: Mahesh Iyer (*Synopsys, Inc.*)

46.1	A Unified Approach to Canonical Form-based Boolean Matching	841
	Giovanni Agosta, Francesco Bruschi, Gerardo Pelosi, Donatella Sciuto (<i>Politecnico di Milano</i>)	
46.2	Gate Sizing For Cell Library-Based Designs	847
	Shiyan Hu, Jiang Hu (<i>Texas A&M Univ.</i>), Mahesh Ketkar (<i>Intel Corp.</i>)	
46.3	Statistical Leakage Power Minimization Using Fast Equi-Slack Shell Based Optimization	853
	Xiaoji Ye (<i>Texas A&M Univ.</i>), Yaping Zhan (<i>Advanced Micro Devices, Inc.</i>), Peng Li (<i>Texas A&M Univ.</i>)	
46.4	Techniques for Effective Distributed Physical Synthesis	859
	Freddy Y.C. Mang, Wenting Hou, Pei-Hsin Ho (<i>Synopsys, Inc.</i>)	

SESSION 47: System-Level Power Management and Analysis

Chair: Vivek Tiwari (*Intel Corp.*)

47.1	SODA: Sensitivity Based Optimization of Disk Architecture	865
	Yan Zhang, Sudhanva Gurumurthi, Mircea R. Stan (<i>Univ. of Virginia</i>)	
47.2	Dynamic Power Management with Hybrid Power Sources.....	871
	Jianli Zhuo, Chaitali Chakrabarti (<i>Arizona State Univ.</i>), Kyungsoo Lee, Naehyuck Chang (<i>Seoul National Univ.</i>)	
47.3	System-on-Chip Power Management Considering Leakage Power Variations	877
	Saumya Chandra, Kanishka Lahiri, Anand Raghunathan (<i>NEC Labs America</i>), Sujit Dey, (<i>Univ. of California</i>)	
47.4	Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation	883
	Mohammad Ali Ghodrat (<i>Univ. of California</i>), Kanishka Lahiri, Anand Raghunathan (<i>NEC Labs America</i>)	
47.5	A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages	887
	Hung-Yi Liu, Wan-Ping Lee, Yao-Wen Chang (<i>National Taiwan Univ.</i>)	

SESSION 48: Dynamic Verification of Processors and Processor-Based Designs

Chair: Grant Martin (*Tensilica Inc.*)

48.1	Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation.....	891
	Shady Copyt, Itai Jaeger, Yoav Katz, Michael Vinov (<i>IBM Corp.</i>)	
48.2	Automatic Verification of External Interrupt Behaviors for Microprocessor Design.....	896
	Fu-Ching Yang, Wen-Kai Huang, Ing-Jer Huang (<i>National Sun Yat-sen Univ.</i>)	
48.3	A Framework for the Validation of Processor Architecture Compliance	902
	Allon Adir, Sigal Asaf, Laurent Fournier, Itai Jaeger, Ofer Peled (<i>IBM Corp.</i>)	
48.4	Functional Verification of SiCortex Multiprocessor System-on-a-Chip.....	906
	Oleg Petin, Wilson Snyder (<i>SiCortex, Inc.</i>)	

SESSION 49: FPGA Tools and Methodologies

Chair: Xiaojian Yang (*Synplicity, Inc.*)

49.1	DDBDD: Delay-Driven BDD Synthesis for FPGAs	910
	Lei Cheng, Deming Chen, Martin D.F. Wong (<i>Univ. of Illinois</i>)	

49.2	A High-end Realtime Stream Processing Library for FPGAs.....	916
	Amilcar do Carmo Lucas, Sven Heithecker, Rolf Ernst (<i>Technical Univ. of Braunschweig</i>)	
49.3	How Much Can Logic Perturbation Help from Netlist to Final Routing for FPGAs.....	922
	Catherine L. Zhou, Wai-Chung Tang, Wing-Hang Lo, Yu-Liang Wu (<i>The Chinese Univ. of Hong Kong</i>)	

SESSION 50: Mixed-Signal Modeling, Methodology and Synthesis

Chair: Puneet Gupta (*Univ. of California*)

50.1	Efficient Parametric Yield Extraction for Multiple Correlated Non-Normal Performance Distributions of Analog/RF Circuits.....	928
	Xin Li, Lawrence T. Pileggi (<i>Carnegie Mellon Univ.</i>)	
50.2	Variation Resilient Low-Power Circuit Design Methodology using On-Chip Phase Locked Loop.....	934
	Kunhyuk Kang, Keejong Kim, Kaushik Roy (<i>Purdue Univ.</i>)	
50.3	Parameterized Macromodeling for Analog System-Level Design Exploration.....	940
	Jian Wang, Xin Li, Lawrence T. Pileggi (<i>Carnegie Mellon Univ.</i>)	
50.4	Simultaneous Multi-Topology Multi-Objective Circuit Sizing Across Thousands of Analog Circuit Topologies	944
	Trent McConaghay, Pieter Palmers, Georges Gielen, Michiel Steyaert (<i>Katholieke Univ.</i> .)	

SESSION 51: Design Methods and Manufacturability Solutions for Emerging Technologies

Chair: Chris Dwyer (*Duke Univ.*)

51.1	Integrated Droplet Routing in the Synthesis of Microfluidic Biochips.....	948
	Tao Xu, Krishnendu Chakrabarty (<i>Duke Univ.</i>)	
51.2	OPC-Free and Minimally Irregular IC Design Style.....	954
	Wojciech Maly (<i>Carnegie Mellon Univ.</i>), Yi-Wei Lin, Małgorzata Marek-Sadowska (<i>Univ. of California</i>)	
51.3	Automated Design of Misaligned-Carbon-Nanotube-Immune Circuits	958
	Nishant Patil, Jie Deng, Philip Wong, Subhasish Mitra (<i>Stanford Univ.</i>)	
51.4	Quantum Circuit Placement: Optimizing Qubit-to-qubit Interactions through Mapping Quantum Circuits into a Physical Experiment	962
	Dmitri Maslov (Univ. of Waterloo), Sean M. Falconer (Univ. of Victoria), Michele Mosca (Univ. of Waterloo)	
51.5	Reliability Analysis for Flexible Electronics: Case Study of Integrated a-Si:H TFT Scan Driver	966
	Tsung-Ching Huang, Kwang-Ting Cheng (<i>Univ. of California</i>), Huai-Yuan Tseng, Chen-Pang Kung (<i>FETD/EOL/ITRI</i>)	

SESSION 52: High-Performance Synchronization Techniques

Chair: Jordi Cortadella (Universitat Politècnica Catalunya)

52.1	Clock Period Minimization with Minimum Delay Insertion	970
	Shih-Hsu Huang, Chun-Hua Cheng, Chia-Ming Chang, Yow-Tyng Nieh (<i>Chung Yuan Christian Univ.</i>)	
52.2	An Efficient Mechanism for Performance Optimization of Variable-Latency Designs.....	976
	Yu-Shih Su, Da-Chung Wang, Shih-Chieh Chang (<i>National Tsing-Hua Univ.</i>), Małgorzata Marek-Sadowska (<i>Univ. of California</i>)	
52.3	A Fully-Automated Desynchronization Flow for Synchronous Circuits	982
	Nikolaos Andrikos, Luciano Lavagno (<i>Politecnico di Torino</i>) Davide Pandini (<i>STMicroelectronics</i>), Christos P. Sotiriou (<i>FORTH-ICS</i>)	
52.4	Self-Resetting Latches for Asynchronous Micro-Pipelines	986
	Tiberiu Chelcea, Girish Venkataramani, Seth C. Goldstein (<i>Carnegie Mellon Univ.</i>)	

SESSION 53: PANEL: IP Exchange - I'll Show You Mine if You'll Show Me Yours..... 990

Chair: Ron Wilson (*EDN Magazine*)

Organizer: Lauren Sarno

Panelists: Soo-kwan Eo (*Samsung Electronics*), John Goodenough (*ARM Ltd*), Serge Leef (*Mentor Graphics Corp.*), Laurent Lestringand (*NXP Semiconductors*), Guri Stark (*Synopsys, Inc.*), David Witt (*Texas Instruments Inc.*)