

2006 49th IEEE International Midwest Symposium on Circuits and Systems

**San Juan, Puerto Rico
6-8 August 2006**

Volume 1 of 3



IEEE Catalog Number:
ISBN:

06CH37772
1-4244-0172-0

Table of Contents

An Optimized Pipelined-Subranging ADC Architecture.....	1
<i>Qiong Wu, Siqiang Fan, Albert Wang, Kaoru Takasuka, S.Takeuchi</i>	
An Ultra-Low-Power Successive-Approximation-Based ADC for Implantable Sensing Devices	6
<i>Pierre-Yves Robert, Benoit Gosselin, Amer Elias Ayoub, Mohamad Sawan</i>	
A Multi-bit Switched Capacitor DAC with Robust Analog Background Calibration.....	11
<i>Zhiheng Cao, Shouli Yan</i>	
A Low Power, Low Distortion Single-bit Sigma-Delta Audio DAC with Distributed Feedback from Analog Output.....	16
<i>Xiaohong Li, Shouli Yan</i>	
Design and Synthesis of Flagged Binary Adders with Constant Addition.....	21
<i>Vibhuti Dave, Erdal Oruklu, Jafar Saniie</i>	
Optimization of Speed and Power in a 16-Bit Carry Skip Adder in 70nm Technology	26
<i>Fatemeh Kashfi, Nasser Masoumi</i>	
An Ultra-Low Voltage 200 MHz 0.6 pJ Add-Compare- Select Unit in 180 nm CMOS.....	30
<i>David Wolpert, Paul Ampadu</i>	
Effects of Process and Environmental Variations on Adder Architectures	34
<i>Arun Thakur, Dinesh Chilamakuri, Dimitrios Velenis</i>	
Novel Sapphire Directional Filters for Ultra Low Phase Noise Applications	39
<i>Nicolas A. Shtin, Eugen Prokhorov, Jose Mauricio Lopez Romero</i>	
An Ultra Low Power ESD Protected Mixer in 90nm RF CMOS	44
<i>Roghoyeh Salmeh</i>	
Close-in Phase Noise of a Digitally Tuned VCO	48
<i>Long Yang, Ken Pedrotti</i>	
Synchronization of Van der Pol Oscillator By External Voltage of Double Frequency	53
<i>I. M. Filanovsky, A. Allam, Luís Bica Oliveira, Jorge R.Fernandes</i>	
Low-Power High-Voltage Non-overlapping Clock Generators for Switched-Capacitor step-up DC-DC Converters	57
<i>A.Saiz-Vela, P.Miribel-Català, J.Colomer, M.Puig-Vidal, J.Samitier</i>	
Electrostatic Energy Harvester and Li-Ion Charger Circuit for Micro-Scale Applications	61
<i>Erick O. Torres, Gabriel A. Rincón-Mora</i>	
CMOS ENERGY HARVESTER BASED ON A LOW-COST PIEZOELECTRIC ACOUSTIC TRANSDUCER.....	66
<i>Adilson J. Cardoso, Cesar R. Rodrigues, Rafael S. Pippi, César A. Prior, Filipe C. B. Vieira</i>	
A Multi-Phase DPWM Based on Fully Table Look-up for High-frequency Power Converters.....	71
<i>Morris Ming-Hui Chiu, Steve Hung-Lung Tu</i>	
Programmable Connections in Neuromorphic Grids.....	75
<i>Joseph Lin, Paul Merolla, John Arthur, Kwabena Boahen</i>	
Via-Programmable Structured ASIC Fabric Based on MCML Cells: Design Flow and Implementation.....	80
<i>Stephane Badel, Ilhan Hatirnaz, Yusuf Leblebici, Elizabeth J. Brauer</i>	
A Power-Gating Technique for Adiabatic Circuits Using Bootstrapped NMOS Switches	84
<i>Jianping Hu, Jing Dai, Dong Zhou</i>	
A GALS Solution Based on Highly Scalable, Low Latency, Crossbar Using Token Ring Arbitration	89
<i>Tejpal Singh, Alexander Taubin</i>	
MEMS-Based Scanner Dedicated for Ultrasound Medical Imaging	94
<i>M. Hajj Hassan, M. Sawan, Y.A Peter</i>	

Table of Contents

Novel Control of Quantum Harmonic Oscillator System.....	98
<i>Andy M. Jiang, Mosheh T. Moskowitz, Robert W. Newcomb</i>	
Force Measurement of Embryonic System Using In Situ PVDF Piezoelectric Sensor	102
<i>Uchechukwu C. Wejinya, Yantao Shen, Ning Xi, Fathi Salem</i>	
Pipelined Delta Sigma Modulator Analog to Digital Converter	107
<i>Saiyu Ren, Ray Siferd, Robert Blumgold, Nima Emami, Robert Gillen</i>	
A Novel Biquad Filter Circuit for Continuous-Time Sigma-Delta Modulators	112
<i>Wensheng V. Kuang, Jim S. Wight</i>	
Influences of oversampling and analog imperfections on Hybrid Filter Bank A/D converters	116
<i>David Asemani, Jacques Oksman</i>	
Sub-1V Supply CMOS Voltage References Based on Asymmetric Differential Stage	120
<i>I. M. Filanovsky, V. Ivanov, Fang Fang, A. Allam</i>	
Adaptive Notch Filters Using A Complex Heterodyne Approach	124
<i>Michael A. Soderstrand, Steven R. Phillips, Grace Yoona Cho, David Jungpa Lee</i>	
Suboptimal frequencial equalisation of or multicarrier system	128
<i>Carine Simon, Antoni Manuel</i>	
Digital Channelized Wide Band Receiver Implemented with a Systolic Array of Multi-Rate FIR Filters	133
<i>David Rodney, Ray Siferd</i>	
An Optimum Block Adaptive ICA Algorithm with Individual Adaptation for Wireless QAM Receivers in Dynamic Environments.....	138
<i>Raghuram Ranganathan, Dr Wasfy B Mikhael, Dr Thomas T. Yang</i>	
Low Delay Perfect Reconstruction Transmultiplexer with Coefficients in Low Dynamical Range.....	142
<i>Zhe Liu, Guangming Shi</i>	
Multiplier-Free Wide-Band FIR Filter Design Using Modified Frequency Masking Technique.....	146
<i>Gordana Jovanovic Dolecek, Sanjit K. Mitra</i>	
A Triple Mode LNA Enhanced by Dual Feedback Loops for Multi Standard Receivers.....	150
<i>M.B. Vahidfar, O. Shoaee</i>	
An Improved Bang-bang PLL Employing a Quaternary Phase Detector	154
<i>Michael Chan, Adam Postula, Yong Ding</i>	
An Overview of SDMA in Communications Systems.....	159
<i>Iclia Villordo-Jiménez, Ignacio E. Zaldívar-Huerta, G. M. Galvan-Tejada</i>	
A Low Power 90 nm LNA with an Optimized Spiral Inductor Model for Wi Max Front End.....	163
<i>Fatemeh Kalantari, Nasser Masoumi, Fatemeh Sadat Saadati</i>	
Embedding IEEE 1451.4 smart sensing nodes in a Wireless Air Quality Monitoring Network.....	168
<i>Helena Geirinhas Ramos, Octavian Postolache, Miguel Pereira, Pedro Silva Girão</i>	
A Fast Full Search Scheme for Rate-Distortion Optimization of Variable Block Size and Multi-frame Motion Estimation	173
<i>Yan-Ho Kam, Wan-Chi Siu</i>	
A New Fuzzy Entropy Clustering Method with Controllable Membership Characteristics	177
<i>Dian-Rong Yang, Leu-Shing Lan, Wei-Cheng Pao</i>	
A Periodically Kicked Chaos Circuit For Rank-One Attractor Generation	182
<i>Feng Luo, Dongsheng Ma</i>	
A Reduced Clock Delay Approach for High Performance Mesochronous Pipeline	187
<i>Suryanarayana B. Tatapudi, José G. Delgado-Frias</i>	

Table of Contents

An Energy-Efficient Differential Flip-Flop for Deeply Pipelined Systems	192
<i>Mitchell J. Myjak, Jose G. Delgado-Frias, Seon Kwang Jeon</i>	
Wave-Pipelining the Global Interconnect to Reduce the Associated Delays	197
<i>Jabulani Nyathi, Ray Robert Rydberg III, José G. Delgado-Frias</i>	
Clock Skew Reduction by Link-region Technique	202
<i>R. Saeidi, N. Masoumi</i>	
Compact Novel Floating Gate Offset Compensation Scheme with Low Sensitivity to Charge Injection, Clock Feedthrough and Leakage.....	206
<i>Annajirao Garimella, Lalitha Mohana Kalyani-Garimella, Jaime Ramirez-Angulo</i>	
Noise Suppression in a Class-D Amplifier Using a Three-Level Converter	210
<i>Chintan Trehan, Kwong S. Chao</i>	
Analytical Optimization of a Multistage Amplifiers.....	214
<i>Vladislav Y. Potanin, Elena E. Potanina</i>	
A New CMOS Current Integrating Receiver For GByte/s Parallel Links.....	218
<i>Tao Wang, Fei Yuan</i>	
Dynamic PECT Effect for Nanotransducers and Hybrid Devices.....	222
<i>F. Lincoln Vogel, Hoda S. Abdel-Aty-Zohdy, Robert L. Ewing</i>	
Frame-Based SEMG-to-Speech Conversion	227
<i>Yuet-Ming Lam, Philip Heng-Wai Leong, Man-Wai Mak</i>	
A Biologically Plausible System Approach for Noise Robust Vowel Recognition.....	232
<i>Ismail Uysal, Harsha Sathyendra, John G. Harris</i>	
Reducing Collision Noise In Asynchronous Vision Chips	237
<i>Mario A. Gamez, Patrick Degenaar</i>	
A SPICE-Oriented Method for Finding DC Operating Points of Nonlinear Circuits Containing One-Port Macromodels	242
<i>Wataru Kuroki, Kiyotaka Yamamura</i>	
Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking.....	247
<i>Baris Taskin, John Wood, Ivan S. Kourtev</i>	
Accuracy and Efficiency Enhancement in Model Order Reduction of Large Circuits	252
<i>Hamid Reza Shaker, Mojtaba Tabatabaeepour, Mahmoud Samavat, Ali Akbar Gharaveisi</i>	
Efficient Codesign For Geology Image Processing.....	257
<i>Sining Liu, Lin Li, Wei Wang</i>	
System Level Design Exploration of JPEG 2000 with SoftSONIC Virtual Hardware Platform.....	261
<i>Tero Rissa, Peter Y.K. Cheung, Wayne Luk</i>	
High Throughput FPGA Based Architecture for H.264/AVC Inverse Transforms and Quantization	266
<i>Luciano Agostini, Marcelo Porto, José Luís Güntzel, Roger Porto, Sergio Bampi</i>	
Design of a Digital Architecture for Real-Time Video Enhancement Based on Illuminance-Reflectance Model	271
<i>Hau T. Ngo, Ming Z. Zhang, Li Tao, Vijayan K. Asari</i>	
A Low Computation Adaptive Blind Mismatch Correction for Time-Interleaved ADCs	276
<i>Munkyo Seo, Mark J. W. Rodwell, Upamanyu Madhow</i>	
A Study on Noise Reduction Method Based on Noise Reconstruction System with Step Size Control.....	281
<i>Naoto Sasaoka, Masatoshi Watanabe, Yoshio Itoh, Kensaku Fujii</i>	
A Fuzzy Logic Framework to Estimate the Angular Turn Rate for High-Performance Target Tracking	286
<i>Hazem Kamel, Wael Badawy</i>	

Table of Contents

Adaptive Digital Non-Blind Beamformer for Small Number of Snapshots	290
<i>Viktor V. Zaharov, Marvi Teixeira</i>	
Analysis and Simulation of Phase Noise in Distributed Oscillators	295
<i>Jing Zhang, Tad Kwasniewski, Haitao Mei</i>	
Impact of Amplitude Phase Correlation on Oscillator Phase Noise Model	300
<i>Jayanta Mukherjee</i>	
Truly Random Number Generators Based On a Double-Scroll Attractor	305
<i>Salih Ergun, Serdar Ozoguz</i>	
Logmap Based Analog Random Number Generator	310
<i>Juan López Hernández, J. Alejandro Díaz Méndez, Carlos A. Reyes García</i>	
High Performance Memory Read Using Cross-Coupled Pull-up Circuitry	314
<i>Katie Blomster, José G. Delgado-Frias</i>	
A Study of Finite State Machine Coding Styles for Implementation in FPGAs	319
<i>Nader I Rafla, Brett LaVoy Davis</i>	
Reversible Logic to Cryptographic Hardware: A New Paradigm	324
<i>Himanshu Thapliyal, Mark Zwolinski</i>	
A High Speed Flexible Encoder for Low-Density Parity-Check Codes	329
<i>Sunitha Kopparthi, Don M. Gruenbacher</i>	
A Low Power CMOS Low Noise Amplifier for 3-10G-Hz Ultra-wideband Wireless Receivers	334
<i>Yanjie Wang, Kris Iniewski</i>	
An Inductive-bounce Enhanced Output-pad for CMOS UltraWideBand RF Applications	339
<i>S. M. Rezaul Hasan, Nazmul Ula</i>	
An Optimized CMOS Gilbert Mixer Using Inter-Stage Inductance for Ultra Wideband Receivers	343
<i>Peter Paliwoda, Mona Hella</i>	
Analysis Of The Effects Of The Load On The Gain, Linearity And Noise Figure Of A Gilbert Cell Double Balanced Mixer	347
<i>Roghoyeh Salmeh</i>	
TRTRL: A Localized Resource-Efficient Learning Algorithm for Recurrent Neural Networks	351
<i>Danny Budik, Itamar Elhanany</i>	
The Least-Squares Mixed-Norm Support Vector Classifier	355
<i>Wei-Cheng Pao, Leu-Shing Lan, Dian-Rong Yang, Shih-Hung Liao</i>	
Pattern Recognition and Text-Dependent Recognition for a Mobile Robot	359
<i>Natalia F. Gonzalez Solano, Raul E. Torres Muñiz</i>	
Hardware/Software Exploration for an Anti-collision Radar System	364
<i>S. Le Beux, V. Gagné, E.M. Aboulhamid, Ph. Marquet, J.-L. Dekeyser</i>	
Encoding to Reduce Crosstalk Noise and Power Dissipation: A New Closed Formula	369
<i>Ahmed N Elkammar, Norman Scheinberg, Srinivasa R Vemuru</i>	
Vowel Classification and Identification Using the QOBE Algorithm	374
<i>Gihan I. Mandour, Timothy P. Kraus</i>	
The Morphable Nanoprocessor Architecture: Reconfiguration at Runtime	378
<i>Justin Teller, Fusun Ozguner, Robert Ewing</i>	
Electrostatic and Piezoelectric Testing Methods for RF MEMS Resonators	383
<i>Nelson Sepulveda, Manuel Toledo-Quñones</i>	
Universal Tone Detection Based on the Goertzel Algorithm	388
<i>D. Schwingshackl, T. Mayerdorfer, D. Sträußnigg</i>	

Table of Contents

Time domain phase noise synthesis for system simulation.....	392
<i>Liu Yang, Jiguang Yue, Henning Ehm</i>	
High Spectral Efficiency Modulation Technique for Wireless Multipath Fading Channel.....	397
<i>Viktor V. Zaharov, Alexander B. Kokhanov</i>	
Systolic Computational-Memory Architecture for an FPGA-based Flow Solver.....	400
<i>Kentaro Sano, Takanori Iizuka, Satoru Yamamoto</i>	
Two Binary Algorithms for Calculating the Jacobi Symbol and a Fast Systolic Implementation in Hardware.....	405
<i>George Purdy, Carla Purdy, Kiran Vedantam</i>	
Hardware Implementation of Image Space Reconstruction Algorithm using FPGAs.....	410
<i>Javier Morales, Nelson Medero, Nayda G. Santiago, Julio Sosa</i>	
Efficient Building Blocks for Reversible Sequential Circuit Design.....	414
<i>Siva Kumar Sastry Hari, Shyam Shroff, Sk. Noor Mahammad, V. Kamakoti</i>	
Delta-IDDQ Testing of a CMOS 12-Bit Charge Scaling Digital-to-Analog Converter.....	419
<i>Ashok Srivastava, Siva Yellampalli, Kalyan Golla</i>	
Topology Transformations for Symbolic Analysis.....	424
<i>Zdenek Kolka, Martin Vlk, Dalibor Biolek, Viera Biolkova</i>	
Low Power and High Speed Sample-and-Hold Circuit.....	429
<i>Ronak Trivedi</i>	
Integrator Bound-Based Nonlinear Decoder for Delta-Sigma Modulator.....	433
<i>Daeik D. Kim, Martin A. Brooke</i>	
A RAIL-TO-RAIL DELAY LINE FOR TIME ANALOG-TO-DIGITAL CONVERTERS.....	437
<i>Mustafa Keskin</i>	
High Accuracy Self-Biasing Cascode Current Mirror.....	441
<i>Laura Sanchez-Gonzalez, Gladys Ducoudray-Acevedo</i>	
Automated Design Flow for Multi-Context FPGAs.....	445
<i>Enrique Cantó, Mariano López, Francesc Fons, Joaquin del Rio, Antoni Manuel</i>	
Reconfigurable Implementation of Wavelet based Image Denoising.....	450
<i>Jonathan Joshi, Nisseem Nabar, Parul Batra</i>	
DC Correct Operation in MOBILE Inverters.....	454
<i>José M. Quintana, María J. Avedillo, Juan Núñez</i>	
A Comparison Between Noise-Immunity Design Techniques for Dynamic Logic Gates.....	459
<i>O. Gonzalez-Diaz, M. Linares-Aranda, F. Mendoza-Hernandez</i>	
Conditioned HDL Slicing A way to Speed-up Formal Ver.ication.....	464
<i>Jen-Chieh Ou, Daniel G. Saab, Jacob A. Abraham</i>	
IMPACT OF BUFFERING MECHANISM ON SOFPGAIP ROUTER COST.....	469
<i>N. Alaraje, J. E. DeGroat</i>	
Hybrid Speed Control with Sliding-Mode plus Self-Tuning PI for Induction Motor Drive.....	474
<i>Ziqian Liu</i>	
A Symmetric Multiprocessor Architecture for Multi-Agent Temporal Difference Learning.....	479
<i>Scott Fields, Itamar Elhanany</i>	
Autonomous Air Duct Cleaning Robot System.....	484
<i>Ya Wang, Jianhua Zhang</i>	
Analysis of Soft Error Mitigation Techniques for Register Files in IBM Cu-08 90nm Technology.....	488
<i>Riaz Naseer, Rashed Zafar Bhatti, Jeff Draper</i>	

Table of Contents

Hardware Coprocessor Design for Fingerprint Image Enhancement	493
<i>Mariano López, Enrique Cantó, Mariano Fons, Antoni Manuel, Joaquin del Rio</i>	
A Multiplier-less Algorithm for Evaluating Intrinsic and Nonlinear Functions.....	498
<i>James W. Hauser</i>	
Combination Selection Counter for Gaussian Distribution Applications.....	503
<i>Joona Marku, Janne Maunu, Juha Plosila, Ari Paasio</i>	
Aggressive Area Scaling in Passive Transresistance Networks	508
<i>Haibo Fei, Randall L. Geiger</i>	
A Delay Characterization Method for Integrated Devices.....	512
<i>L-P. Lafrance, Y. Savaria</i>	
Abrupt Power-Off Detector for Mobile TFT-LCD Driver IC	517
<i>Jae-Goo Lee, Jae-Hyuck Woo, Guhn-Sang Lee, Im-Soo Kang, Bong-Nam Kim, Jin-Tae Kim, Bai-Sun Kong, Young-Hyun Jun, Chil-Gee Lee</i>	
Synchronization of Multiple DCO's (Clocks) for AFM Probe-Arrays	519
<i>Stephen A. Ziel, Fathi M. Salem</i>	
Reconfigurable Digital/Analog Processor Array for the Simulation of Gene Regulatory Networks.....	523
<i>Ta-chien D. Huang, Charles A. Zukowski</i>	
A Novel Current-feedback Nano-Siemen Transconductance Circuit Suitable for Large Time-constant Applications.....	528
<i>S. M. Rezaul Hasan, Nazmul Ula</i>	
Introducing the Differentiated All-Pole and One-Zero Gammatone Filter Responses and their Analog VLSI Log-domain Implementation	532
<i>A. G. Katsiamis, E. M. Drakakis, Richard F. Lyon</i>	
A High-Voltage Output Driver for Implantable Biomedical Stimulators and I/O Applications.....	537
<i>Prem Swaroop, Anand J. Vasani, Maysam Ghovanloo</i>	
A Self-Adaptive Evolutionary Programming Approach for Power System State Estimation	541
<i>Emilio J. Contreras-Hernández, José R. Cedeño-Maldonado</i>	
Differential Evolution-Based Weighted Least Squares State Estimation with Phasor Measurement Units	546
<i>Alfredo A. Cuello-Reyna, José R. Cedeño-Maldonado</i>	
Effect of Size on Analog Circuit Based Emulation of Steady-State Power System Behavior	551
<i>Anthony S. Deese, Aaron St. Leger, C.O. Nwankpa</i>	
A STRATEGY FOR MED-LONG TERM LOAD FORECAST BASED ON THE FUZZY COMPLEMENTARY AHP.....	556
<i>ZHOU Renjun, WEN Lianhong, CHU Xiaojie, HU Min</i>	
Wavelet-Based Video Denoising Using Gauss-Hermite Density Function.....	561
<i>S. M. Mahbubur Rahman, M. Omair Ahmad, M. N. S. Swamy</i>	
Recognition of Noisy Facial Images Employing Transform - Domain Two-Dimensional Principal Component Analysis.....	565
<i>Moataz M. Abdelwahab, Wasfy B. Mikhael</i>	
Implementation of NEDA-based DCT architecture using even-odd decomposition of the 8 x 8 DCT matrix	569
<i>Archana Chidanandan, Joseph Moder, Magdy Bayoumi</i>	
Continuous Adaptive Feedback Canceller Dynamics.....	573
<i>Lalin S. Theverapperuma, Jon S. Kindred</i>	
29% Power Saving through Semi-Custom Standard Cell Re-Design in a Front-End for Hearing Aids	578
<i>Felix Buergin, Flavio Carbognani, Hubert Kaeslin, Norbert Felber and Wolfgang Fichtner</i>	

Table of Contents

Development of a Low Cost Eye Diagram Analyzer for Optical Network Performance Monitoring Based on Q-Factor BER Estimation.....	583
<i>Eduardo Mobilon, Miriam R. X. de Barros, Amauri Lopes</i>	
Design of High-Precision Low-Power Interpolation Modules with Modified SINC Filters	588
<i>Somayyeh Rahimian Omam, S. Maryam Mortazavi, S. Mehdi Fakhraie, Omid Shoaie</i>	
Investigation of Internal Fault Modeling of Powerformer Part I: The Machine Model	593
<i>Qing Tian</i>	
OLTC Measurements in Electrical Power Grids.....	598
<i>Francisco Poza, Perfecto Mariño, Santiago Otero, Vicente Pastoriza</i>	
Static output characteristic of a peak current controlled arc welding machine.....	603
<i>A. Martínez, N. Blasco, F.J. Pérez, J.E. Vicuña, I. Lacámara, J. A. Oliva</i>	
Recursive Identification of Electric Drives using Gray-Box Models.....	607
<i>Angel Aquino-Lugo, Miguel Vélez-Reyes</i>	
Investigation of Internal Fault Modeling of Powerformer Part II: Model Performance	612
<i>Qing Tian</i>	
A New Linearity Enhancing Technique for 802.11 b/g Low Noise Amplifiers.....	617
<i>Amit Gopal M. Purohit, Sanjeev Gupta</i>	
More Practical Intermodulation Distortion in Envelope Elimination and Restoration RF Power Amplifiers	621
<i>Chuande Zhi, Huazhong Yang</i>	
A comparison of Sigma-Delta Modulator techniques for fractional-N frequency synthesis	625
<i>Hongyu Wang, Paul Brennan, Dai Jiang</i>	
A Novel Stacked Design of a LC VCO-Prescaler Combination in Sub-Micron PDSOI CMOS.....	630
<i>Ketan Mistry</i>	
An Ultra-Low Power Pulse-Based UWB Transceiver SoC with on-Chip ADC	635
<i>H. L. Xie, S. Q. Fan, X. Wang, A. Wang</i>	
Fast-locking Integer/Fractional-N Hybrid PLL Frequency Synthesizer	640
<i>Kyoungso Woo, Donhee Ham</i>	
A 16-bit CMOS Digitally Controlled Oscillator Using a Novel Control Scheme	645
<i>S. M. Rezaul Hasan, Nazmul Ula</i>	
Design of a High-performance Envelope Detector.....	650
<i>J. P. Alegre, S. Celma, M. T. Sanz, C. Aldea</i>	
Clock and Data Recovery Circuit Using Digital Phase Aligner and Phase Interpolator.....	655
<i>Seung-Woo Lee, Chang-Kyung Seong, Woo-Young Choi, Bhum-Cheol Lee</i>	
CMOS Digital Pixel Sensor with Multiple Reference, Multiple Sampling Dynamic Range Enhancement	659
<i>Zhouyuan Shi, Martin Brooke</i>	
A 14-bit cascaded 3-2 Sigma-Delta Modulator for VDSL.....	663
<i>Eugenio Di Gioia, Heinrich Klar, Christoph Schwoerer</i>	
New Analysis and Design Technique for Analog Circuits.....	668
<i>Reza Hashemian</i>	
Low Power Arithmetic Circuits in Feedthrough Dynamic CMOS Logic.....	673
<i>Victor Navarro-Botello, Juan A. Montiel-Nelson, Saeid Nooshabadi, Mike Dyer</i>	
Adiabatic CPL Circuits for Sequential Logic Systems	677
<i>Jing Dai, Jianping Hu, Weiqiang Zhang, Ling Wang</i>	
Energy-Aware Differential Current Sensing for Global On-Chip Interconnects	682
<i>Sheng Xu, Vishak Venkatraman, Wayne Burlison</i>	

Table of Contents

A NEW LOW POWER HIGH PERFORMANCE FLIP-FLOP	687
<i>Ahmed Sayed, Hussain Al-Asaad</i>	
Improved Design of Low-Power Register File Using P-type Adiabatic Line Drivers.....	692
<i>Hong Li, Jianping Hu, Cheng Zhang</i>	
A Compact Correlation Filter For On-Chip Learning in a Spiking Neural Network.....	697
<i>Jacob N. Allen, Hoda S. Abdel-Aty-Zohdy, Robert L. Ewing</i>	
Chaos Based Random Clock Generator	702
<i>Vincent Telandro, Benjamin Duval, Fabien Chaillan</i>	
A Fully Integrated Spread Spectrum Clock Generato Using a Dual-Path Loop Filter.....	707
<i>Yao-Huang Kao, Yi-Bin Hsieh</i>	
An UHF Passive RFID Transponder Using A Low-Power Clock Generator without Passive Components.....	711
<i>Meng-Lin Hsia, Yu-Sheng Tsai, Oscal T.-C. Chen</i>	
A Gigahertz Cyclic Injection DLL Clock Generator with an Infinite Acquisition Range	716
<i>Qingjin Du, Jingcheng Zhuang, Tad Kwasniewski</i>	
Leakage Power Reduction in Flip Flops by Using MTCMOS and ULP Switch	720
<i>Saihua Lin, Huazhong Yang</i>	
A Shared Self-Compacting Buffer for Network-On-Chip Systems.....	725
<i>Jin Liu, José G. Delgado-Frias</i>	
A Digital Adaptive Filter Architecture for Hard-Disk Drive Read Channels.....	730
<i>Tertulien Ndjountche</i>	
Simultaneous Delay optimization and Depth reduction in Logic trees with minimum resources.....	735
<i>Padmanabhan Balasubramanian, Prathibha.P</i>	
Stochastic Mutation Algorithm in Multi-objective Design Optimization	739
<i>Seng Hong, Gary Thiele, Vipperla Venkayya</i>	
A 9.8-10.7 Gb/s Bang-Bang CDR with Automatic Frequency Acquisition Capability.....	744
<i>Norman Dodel, Heinrich Klar, Sven Otte</i>	
Analog MIMO detection on the basis of Belief Propagation.....	748
<i>Josep Soler-Garrido, Robert J. Piechocki, Darren McNamara</i>	
THE DEVELOPMENT OF HIGH EFFICIENCY MULTIJUNCTION PHOTOVOLTAIC DEVICES USING A NOVEL MODELING TECHNIQUE.....	753
<i>Sherif Michael</i>	
An Automatic Sizing Tool for Optimal Design of CMOS OTA Based on ACM Model.....	757
<i>Santana, E.P., Ferreira, N.R., Dorea, C.E.T., Cunha, A.I.A.</i>	
Ultra low power four-quadrant multiplier/two-quadrant divider circuit using FGMOS.....	761
<i>E. Rodriguez-Villegas, Ioannis Alam</i>	
Designing PGAs based on the Current Division Technique.....	766
<i>M. Teresa Sanz, Santiago Celma, Belén Calvo</i>	
Design of a Four Terminal Floating Nullor based onmodified folded-cascode and class AB output stage.....	771
<i>José A. García-Rivera</i>	
A Delay Model for SRAM-Based FPGA Interconnections	775
<i>Wang Yi, Wang Lingli, Han Ruonan, Tong Jiarong</i>	
Parasitic-Aware and Moment-driven Constraint Satisfying Non-Linear Routing Methodology.....	780
<i>Amitava Bhaduri, Ranga Vemuri</i>	

Table of Contents

Xilinx Virtex-II FPGA Design Acceleration Using a Novel Merging Methodology for Partial Configuration Bitstreams.....	785
<i>C. Bieser, K.-D. Mueller-Glaser</i>	
A dynamic differential reconfiguration circuit for optically differential reconfigurable gate arrays.....	790
<i>Minoru Watanabe, Ryuji Fujime, Fuminori Kobayashi</i>	
RF Characteristics of Mica-Z Wireless Sensor Network Nodes	795
<i>Koh Swee Jin, John C. McEachen, Gurminder Singh</i>	
A 10 Gb/s Low Swing Receiver for Power Optimization by Accelerated Bit Error Rate Testing.....	800
<i>Joshua I Kramer, Fouad Kiamilev</i>	
Miniature SAW Device for RF-Wireless Applications Using MEMS Technology	804
<i>Amal Zaki, Hamed Elsimary, Mona Zaghloul</i>	
Evaluation of the XMesh Routing Protocol in Wireless Sensor Networks	808
<i>Amos Teo, Gurminder Singh, John C. McEachen</i>	
Early Detection of AZB in H.264 Based on Gaussian Distribution Model	813
<i>Zhengguang Xie, Yong Liu, Wenjun Liu, Tiejun Yang</i>	
A Low Cost Solution for 2D Memory Access	817
<i>Tero Sihvo, Jarkko Niittylahti</i>	
A Fast Scheme for the Three-Step Search Algorithm by the Utilization of Eight-Bit Partial Sums	822
<i>C. J. Duanmu</i>	
A New Architecture for H.264 Variable Block Size Motion Estimation.....	826
<i>Chunlei Yang, Rong Luo, Huazhong Yang</i>	
Contextual approach for oil spill detection in SAR images using image fusion and markov random fields.....	831
<i>Ludwin López, Miguel Moctezuma, Flavio Parmiggiani</i>	
Efficient Memory Organization and Data Transfer Technique for DWT- EBCOT Integration of JPEG2000	834
<i>Amit Kumar Gupta, Saeid Nooshabadi, David Taubman, Mike Dyer</i>	
A Lossless Low Voltage Current Sense Amplifier	838
<i>Tang Yong, Feng Quan Yuan</i>	
Instrumentation Amplifier using Robust Rail-to-Rail Operational Amplifiers with gm Control.....	841
<i>César A. Prior, Filipe C. B. Vieira, Cesar R. Rodrigues</i>	
Power Optimization in Low-Voltage High-Speed High- Resolution Pipelined ADCs	846
<i>Hassan Sarbishaei, Ehsan Zhian Tabasy, Tahereh Kahookar Toosi, Reza Lotfi</i>	
A Systematic Error Model of High-Resolution Pipelined Analog-to-Digital Converters.....	851
<i>Tingqian Chen, Bingkun Yao, Jun Xu, Junyan Ren</i>	
New Gain Programmable Current Mirrors Based on Current Steering.....	855
<i>Jaime Ramirez-Angulo, Sri Raga Sudha Garimella, Antonio López-Martín, Ramon G. Carvajal</i>	
Algebraic Propositions for Analysis of Linear-Phase FIR Filters	859
<i>Viera Biolkova, Zdenek Kolka, Dalibor Biolk</i>	
Improved Self Tuned Linear Predictor	862
<i>Wenceslao Novotny, Jorge O. Pérez, Hilda N. Ferrao</i>	
Perturbation Analysis of Digital Eigenfilters.....	866
<i>Dian-Rong Yang, Leu-Shing Lan, Wei-Cheng Pao</i>	
Unified Structure to Combat Residuum Echo in Advance Communication Systems	871
<i>Jivesh Govil, Avadh Nandra</i>	
Algorithmic Design of High-Precision Low-Power Multi-Stage Decimation Filters	876
<i>S. M. Mortazavi Zanjani, S. Rahimian Omam, S. M. Fakhraie, O. Shoaie</i>	

Table of Contents

Nonuniform Discrete Short-Time Fourier Transform A Goertzel Filter Bank versus a FIR Filtering Approach	880
<i>Miguel A. De Jesús, Marvi Teixeira, Luis Vicente, Yamil Rodríguez</i>	
A 20-Stage CMOS Distributed Amplifier using CMOS Interconnects for Artificial Transmission Lines Abstract	885
<i>Kambiz K. Moez, Mohamed I. Elmasry</i>	
Nanoantenna Design for THz-band Rectification.....	888
<i>Gábor Matyi, Arpad I. Csurgay, Wolfgang Porod</i>	
A New 2.4GHz CMOS Low-Noise Amplifier with Automatic Gain Control	891
<i>A. Tang, F. Yuan, E. Law</i>	
An Accurate Sparse-Matrix Semisymbolic Algorithm for Analyzing Distributed Microwave Circuits.....	895
<i>Josef Dobes, Dalibor Bielek, Jan Michal</i>	
Simulation of the Novel Gradually Low-K Dielectric Structure for Crosstalk Reduction in VLSI and Comparison with Low-K Technology	900
<i>Soodeh Aghli Moghaddam, Nasser Masoumi</i>	
A 4.7-10.5-GHz Ultra-wideband CMOS LNA Using Inductive Inter-stage Bandwidth Enhancement Technique	906
<i>Yanjie Wang, Kris Iniewski</i>	
Bulk CMOS Device Optimization for High-Speed and Ultra-Low Power Operations	911
<i>Brent Bero, Jabulani Nyathi</i>	
Temperature Variation Insensitive Energy Efficient CMOS Circuits in a 65nm CMOS Technology.....	916
<i>Ranjith Kumar, Volkan Kursun</i>	
Yield, Power and Performance Optimization for Low Power Clock Network under Parametric Variations in Nanometer Scale Design.....	921
<i>Tarun Chawla, Amara Amara, Andrei Vladimirescu</i>	
4th-Order Programmable Low-Pass Filter	926
<i>M. Teresa Sanz, Santiago Celma, Belén Calvo</i>	
NOVEL CASCADABLE ALLPASS FILTER WITH A GROUNDED CAPACITOR.....	931
<i>Bilgin Metin, Oguzhan Cicekoglu</i>	
Component simulation switched-current filters using backward Euler transformation	934
<i>Antonio Carlos M. De Queiroz</i>	
Automated Design of Multirate Switched-Capacitor Filter Using Constrained Optimization Approach.....	938
<i>Cheong Ngai</i>	
On-chip Fault-tolerance Utilizing BIST Resources	942
<i>Sumit Dharampal Mediratta, Jeffrey Draper</i>	
DYNAMIC CURRENT TESTING FOR CMOS DOMINO CIRCUITS	947
<i>Anis Nazer, Ali Chehab, Ayman Kayssi</i>	
Wireless Interfaces for Implantable Biomedical Microsystems.....	952
<i>Amir M. Sodagar, Khalil Najafi</i>	
A Low-Noise Low-Power Preamplifier for Capacitive CMOS-MEMS Gyroscopes.....	957
<i>Deyou Fang, Huikai Xie</i>	
Low-voltage Low-power CMOS IF Programmable Gain Amplifier	962
<i>B. Calvo, S. Celma, M. T. Sanz</i>	
A High Efficiency CMOS Class E Power Amplifier	967
<i>Enjun Xiao, Falguni Thakkar</i>	

Table of Contents

A 5-GHz SiGe RF-Driven Cascode Power Amplifier	971
<i>Jie Weng, Mona Hella</i>	
A 5 GHz CMOS Variable Gain Low Noise Amplifier for wireless LAN Applications.....	975
<i>Shaikh K. Alam, Joanne DeGroat, Patrick Roblin</i>	
Conjugate Distributed Arithmetic Adaptive FIR Filters and their Hardware Implementation	980
<i>Walter Huang, Venkatesh Krishnan, David V. Anderson</i>	
Automated Hardware-in-the-Loop Modeling and Simulation in Active Sensor Imaging Using TI6713 DSP Units.....	985
<i>Ana B. Ramirez, Domingo Rodriguez</i>	
Roundoff Noise Minimization for a Class of 2-D State-Space Digital Filters Using Separate/Joint Optimization of Error Feedback and Realization.....	990
<i>Takao Hinamoto, Toru Oumi, Wu-Sheng Lu</i>	
GENERALIZED DATA-AIDED EQUALIZERS	994
<i>Inseop Lee, W. Kenneth Jenkins</i>	
On the static test of Analogue-to-Digital Converters.....	999
<i>Antonio Cruz Serra</i>	
Efficient Algorithms For Testing The Two-Level Carry Skip Adder	1003
<i>Daniela Elena Popescu, Corneliu Popescu</i>	
Stability and Power Consumption Tests for Time Base Selection of an Ocean Bottom Seismometer (OBS).....	1007
<i>S. Shariat Panahi, A. Manuel, S. Ventosa</i>	
JHDL Implementation of a BIST Scheme for Testing the Look-Up Tables of SRAM Based FPGAs	1011
<i>M. Niamat, S. Santhanam, J. Kim</i>	
Case Study: Hardware Acceleration of the JPEG2000 Kakadu Library	1016
<i>Michael Dyer, Amit Kumar Gupta, Natalia Galin, Saeid Nooshabadi</i>	
Unsupervised Unmixing of Hyperspectral Imagery	1020
<i>Yahya M. Masalmah, Miguel Vélez-Reyes</i>	
Image Processing in 2-D Array Space with a Minimized Amount of Computation	1025
<i>Chunyan Wang</i>	
An Adaptive Low Power Video Line Driver	1029
<i>Khashayar Askarpour</i>	
Cascade Coupling and Support Vector Clustering Based Novel Sorting Method of Radar Pulses.....	1033
<i>Qiang Guo, Xingzhou Zhang, Zheng Li</i>	
A New Mixed Method for Relative Error Model Order Reduction	1038
<i>Hamid Reza Shaker, Mojtaba Tabatabaeepour, Mahmoud Samavat, Ali Akbar Gharaveisi</i>	
System of Interconnected Reconfigurable Linear Threshold Circuits.....	1043
<i>Scott Ohlmiller, Tina Hudson</i>	
OPC-Aware Routing Reconstruction for OPE Reduction	1048
<i>Jin-Tai Yan, Chia-Fang Lee</i>	
Process Variation-Aware Vdd Assignment Technique for Repeated Interconnects	1052
<i>Ibis Benito, Vishak Venkatraman, Wayne Burlison</i>	
A CMOS 5th Derivative Impulse Generator for an IR-UWB	1057
<i>Shin-Chih Chang, Sungyong Jung, Youngjoong Joo</i>	
Silicon Implementation of the SPIHT Algorithm for Compression of ECG Records	1062
<i>Marc Simon Wegmueller, David Perels, Tobias Blaser, Stephan Senn, Philipp Stadelmann, Norbert Felber, Wolfgang Fichtner</i>	

Table of Contents

A Closed-Form Input Admittance Solution for RF and Microwave Switched Capacitor Arrays.....	1067
<i>Luis Mendes, João Caldinhas Vaz, Maria João Rosário</i>	
A Novel Level-Shifter Circuit Design For Display Panel Driver	1072
<i>Won-Ki Park , Cheol-Ung Cha, Sung-Chul Lee</i>	
CMOS Integrated Electro-magnetic Force Actuator	1076
<i>Faisal T. Abu-Nimeh, Fathi M. Salem</i>	
Geometric Optimization of Planar Resonator for Wireless Strain Sensing Applications	1080
<i>Ke Sun, Yi Jia, Manuel Toledo-Quinones</i>	
Design of a 0.18m Low-Voltage Switched-Current Modulator for Multistandard Communication Systems.....	1085
<i>R. Rodríguez-Calderón, E. Becerra-Alvarez, F. Sandoval-Ibarra, J. M. de la Rosa</i>	
A Straightforward Design Methodology for Multibit Continuous Time Delta Sigma Modulators.....	1089
<i>Hossein Shamsi, Soheil Radiom, Omid Shoaee, Reza Lotfi</i>	
VHF Filtering with Digital Programmability and Accumulation MOS-C	1094
<i>A. Otin, S. Celma, C. Aldea</i>	
A Differential Approach to Analog Viterbi Decoding	1098
<i>Janne Maunu, Mika Laiho, Ari Paasio</i>	
Skew-Tolerant Domino Techniques for High-Speed Baugh-Wooley Multiplier Circuit Design	1103
<i>Steve Hung-Lung Tu, Chih-Hung Yen</i>	
Truncated Multiplications for the Negative Two's Complement Number System	1107
<i>Hyuk Park, Earl E. Swartzlander, Jr.</i>	
A Self-Timed 16-bit Multiplier for Low-Power Low-Frequency Applications	1112
<i>Flavio Carbognani, Felix Buergin, Norbert Felber, Hubert Kaeslin, Wolfgang Fichtner</i>	
Combined Integer and Floating Point Multiplication Architecture(CIFM) for FPGAs and Its Reversible Logic Implementation.....	1117
<i>Himanshu Thapliyal, Hamid R. Arabnia, A.P Vinod</i>	
Design Tradeoffs in low-power low-voltage transconductors in weak inversion	1122
<i>Phil Corbishley, Esther Rodriguez-Villegas</i>	
An Ultra Low Power Low Noise Chopper Amplifier for Wireless EEG	1127
<i>David C Yates, Esther Rodriguez-Villegas</i>	
A Versatile Low-voltage CMOS Pseudo-Differential Transconductor with Improved Linearity.....	1131
<i>B. Calvo, S. Celma, M. T. Sanz, J. Ramirez-Angulo</i>	
A Very Low-Power Class AB/AB Op-amp based Sigma-Delta Modulator for Biomedical Applications.....	1136
<i>E. López-Morillo, R. G. Carvajal, H. ElGimili, Jaime Ramirez-Angulo, Antonio Lopez-Martin, E. Rodríguez-Villegas</i>	
High-Performance Blind Carrier Frequency Offset Estimator for OFDM Systems.....	1141
<i>Yuan Liu, Wasfy B. Mikhael</i>	
Prediction of channel information in multi-user OFDM systems.....	1145
<i>Jae-Hoon Jeon, Yong-Hwan Lee</i>	
Third Order Non Linear Distortion from Modulated Blockers in WCDMA Receivers	1150
<i>Saif Khan Mohammed, Naveen K Yanduru</i>	
Student Developed Meteorological Radar Network for Western Puerto Rico.....	1154
<i>Manuel A. Vega, Dr. José G. Colom, Dr. Lionel Orama</i>	
A Novel Delay Model of CMOS VLSI Circuits.....	1157
<i>Jian Chang, Louis G. Johnson</i>	

Table of Contents

A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment	1162
<i>Baris Taskin, Ivan S. Kourtev</i>	
A practical algorithm for connectivity extraction for very large VLSI layouts	1167
<i>R. Sharathkumar, Puneet Maheshwari, Prosenjit Gupta</i>	
Hardware Design and Prototype of an Optical Packet-Switched Ring Network Node	1172
<i>Eduardo Mobilon, Marcos R. Salvador, Rodrigo, Bernardo, Luis R. Monte, Vinicius G. Oliveira, Mateus, M. Pereira, Leonardo Pezzolo, Antonio D. Coral, M. Fernanda, F. Oliveira, Alberto Paradisi, Furio Damiani, Peter Jürgen Tatsch, Marbey Mosso, Henr</i>	
A Study on Voltage Reference Buffers for Low Voltage Switched Capacitor Data Converters.....	1177
<i>Zhiheng Cao, Shouli Yan</i>	
On-Chip Voltage Regulator Protecting Against Power Analysis Attacks	1182
<i>Vincent Telandro, Edith Kussener, Alexandre Malherbe, Herv Barthelemy</i>	
A Low Power Low Voltage Rectifier Circuit.....	1187
<i>Phil Corbishley, Esther Rodriguez-Villegas</i>	
Sub-1V Supply Bandgap Voltage References Based on Asymmetric Differential Pair	1191
<i>I. M. Filanovsky, V. Ivanov, K. E. Sanborn</i>	
Hardware/Software Co-design Methodology and DSP/FPGA Partitioning: A Case Study for Meeting Real-Time Processing Deadlines in 3.5G Mobile Receivers	1195
<i>Michael Brogioli, Predrag Radosavljevic, Joseph R. Cavallaro</i>	
Design of a High Performance Digital Architecture for Real-Time Correction of Radial Lens Distortion.....	1200
<i>Hau T. Ngo, Vijayan K. Asari</i>	
PBuf: An On-Chip Packet Transfer Engine for MONARCH	1205
<i>Rashed Zafar Bhatti, Craig Steele, Jeff Draper</i>	
A Robust High-Speed Chaos-Based Truly Random Number Generator for Embedded Cryptosystems.....	1210
<i>Tong Zhou, Mingyan Yu, Yizheng Ye</i>	
Three Bio-Inspired Approaches to Telecommunications Defect-Tracking and Reliability-Estimation	1215
<i>Hoda S Abdel-Aty-Zohdy, Mostafa Hashem Sherif, Adam Smiarowski, Jr</i>	
A Sensory Learning Scheme for Adaptable Mobile Agents	1220
<i>F. Wolff, D. McIntyre, C. Papachristou, T. Gorn, R. Ewing</i>	
Polymorphic Architecture for an Electronic Nose (eNose)	1224
<i>R.L. Ewing, H.S. Abdel-Aty-Zohdy, J.R. Morrison</i>	
Designing a Genetic Algorithm for Function Approximation for Embedded and ASIC Applications.....	1228
<i>James W. Hauser, Carla N. Purdy</i>	
An Experimental Study of Phase Noise in CMOS Phase- Locked Loops Considering Different Noise Sources.....	1233
<i>Chi Zhang, Ashok Srivastava, Chunbo</i>	
A Low Power 440-MHz Pulse-Swallow-Divider Combination Synchronization-Asynchronism- Hybrid Frequency Divider	1238
<i>Li Zhang, Baoyong Chi, Zhihua Wang, Hongyi Chen, Ende Wu</i>	
A Novel Design Method for Phase-Locked Loops of any Order and Type.....	1241
<i>Alfonso Carlosena, Antonio Mánuel-Lázaro</i>	
An Area-Ef.cient CMOS Current-Mode Phase-Locked Loop.....	1246
<i>D. DiClemente, F. Yuan</i>	
Statistical Property and Subclass Structure of Sequence Triple Code Space for Repeated Placements	1251
<i>Mine Kaneko</i>	

Table of Contents

Power optimization of Sequential Circuits by Retiming and Rewiring	1256
<i>Zahra Jeddi, Esmail Amini</i>	
Functionally-aware Partitioning of Discrete Signal Transforms for Distributed Hardware Architectures.....	1261
<i>Rafael A. Arce-Nazario, Manuel Jimenez, Domingo Rodriguez</i>	
Interconnect-Centric High Level Synthesis for Enhanced Layouts with Reduced Wire Length	1266
<i>Priyank Parakh, Divya Mullassery, Anand Chandrashekar, Hakduran Koc, Deniz Dal and Nazanin Mansouri</i>	
An Energy-Based Dual Image Watermarking Technique with Application to Color Images.....	1272
<i>Dahlia R. ElShafie, Maha Sharkas, Nadder Hamdy</i>	
Parallel Implementation of an Inversion Model for Hyperspectral Remote Sensing	1276
<i>Carolina Gerardino, Yamil Rivera, James Goodman, Wilson Rivera</i>	
Classification of Underwater Color Images with Applications in the Study of Deep Coral Reefs	1280
<i>José A. Díaz, Raúl E. Torres</i>	
A Neural Network CMOS Circuit Implementation for Real-Time Halftoning Applications	1284
<i>Robert W. Sadowski, Michael C. Ballmann, Barry L. Shoop</i>	
Using Padé Approximants to Calibrate a Sensor	1289
<i>David J. Willis, Todd K. Moon</i>	
A Multipass Spatial and Temporal Image Filtering APS CMOS Image Sensor	1293
<i>Jon Chow, Wing Siu, Yasumichi Iwamoto, Matt Toia, Sameer Sonkusale</i>	
RF-Powered Wireless Sensor Circuits for Temperature Monitoring	1297
<i>Jhon A. Henao-Sepulveda, Pablo L. Robles-Rodriguez, Dr. Yi Jia, Dr. Manuel Toledo-Quinones</i>	
A Built-in-Test-based Reconfiguration Scheme for Wireless Systems for Increased Quality of Service (QoS)	1301
<i>Rajarajan Senguttuvan, Soumendu Bhattacharya, Abhijit Chatterjee</i>	
On-Chip Analog Sinewave Generator with Reduced Circuitry Resources	1306
<i>Manuel J. Barragán, Diego Vázquez, Adoración Rueda, José L. Huertas</i>	
Strategic Test Cost Reduction with On-Chip Measurement Circuitry for RF Transceiver Front-Ends - An Overview	1311
<i>Marvin Onabajo, Felix Fernandez, Jose Silva-Martinez, Edgar Sánchez-Sinencio</i>	
Low Cost RF Signal Generation for BIST.....	1316
<i>Marcelo Negreiros, Álisson M. Michels, Luigi Carro, Altamiro A. Susin</i>	
Implementation and Analysis of Power Consumption for a Power Optimized Decimator Designed for Cascaded Sigma-Delta A/D Converters	1321
<i>Markus Becker, Niklas Lotze, Maurits Ortmanns, Yiannos Manoli</i>	
ADC Design Considerations for an UMTS Receiver	1326
<i>Stijn Reekmans, Pieter Rombouts, Ludo Weyten</i>	
State space approach to design of continuous time sigma delta ADC with delay in feedback path	1331
<i>Amit Kumar Gupta, Edgar Sanchez-Sinencio</i>	
A 3.8 Gs/s, 75mW, 10 bit continuous time bandpass ADC in 0.25 μm SiGe BiCMOS technology.....	1336
<i>Bharath Kumar Thandri, Jose Silva Martinez</i>	
Complex Baseband Predistorters for Nonlinear Wideband RF Power Amplifiers	1341
<i>Peter Singerl, Aditya Agrawal, Aditya Garg, Neelabh, Gernot Kubin, Hermann Eul</i>	
Parasitic Effects on Harmonic Reflection in Active Microwave Frequency Triplers.....	1345
<i>Leonard B. Bryan, Dustin K. Di Giulio, Jessie E. Johnson, G. R. Branner</i>	
A 1.5-V 5 GHz CMOS Down-conversion mixer for wireless LAN Applications.....	1350
<i>Shaikh K. Alam, Joanne DeGroat, Steven Bibyk</i>	

Table of Contents

Phase Shifter System Using Vector Modulation For Phased Array Radar Applications.....	1354
<i>Luis Giraldo Castañeda, José Colom Ustáriz, Eric Knapp</i>	
Interconnect-Driven Nanoelectronic Circuits	1359
<i>Sansiri Haruehanroengra, D. Chen, Wei Wang</i>	
An Algorithm for I/O Pins Partitioning Targeting 3D VLSI Integrated Circuits.....	1364
<i>Sandro Sawicki, Renato Hentschke, Marcelo Johann, Ricardo Reis</i>	
Reference-Based Clock Distribution Architectures	1369
<i>Atanu Chattopadhyay, Zeljko Zilic</i>	
Behavioral Modeling of Switched Capacitor Integrators with Application to Modulators	1374
<i>George Suarez, Manuel Jimenez, Felix O. Fernandez</i>	