


**18th IEEE/IFIP International Workshop on  
Rapid System Prototyping**



---

**28-30 May 2007  
Porto Alegre, RS, Brazil**

---

**Sponsored by**

**IEEE Computer Society Technical Committee on Simulation  
IEEE Computer Society Technical Committee on Design Automation  
IFIP WG 10.5  
The National Council for Scientific and Technological Development (CNPq)**

**In Cooperation with**


**Brazilian Computer Society-SBC**



Los Alamitos, California  
Washington • Tokyo



# 18th IEEE/IFIP International Workshop on Rapid System Prototyping



---

<b>Message from the General Chairs .....</b>	<b>viii</b>
<b>Message from the Program Chairs .....</b>	<b>ix</b>
<b>Acknowledgments .....</b>	<b>x</b>
<b>Conference Committees .....</b>	<b>xi</b>

---

## **Session 1: Co-design** \_\_\_\_\_

Cache-Analyzer: Design Space Evaluation of Configurable-Caches in a Single-Pass.....	3
<i>Andre Silva, Guilherme Esmeraldo, Edna Barros, and Pablo Viana</i>	
Codesign of A Computationally Intensive Problem in GF(3).....	10
<i>K. Kent, B. Iaderoza, and M. Serra</i>	
Unified Inter-communication Architecture for Systems-on-Chip .....	17
<i>F Rincón, J. Barba, F. Moya, F.J. Villanueva, J. Dondo and J. C. López</i>	

## **Session 2: HW Performance** \_\_\_\_\_

SPP-NIDS - A Sea of Processors Platform for Network Intrusion Detection Systems .....	27
<i>Luis Carlos Caruso, Guilherme Guindani, Hugo Schmitt, Ney Calazans, and Fernando Moraes</i>	
Heuristics for Dynamic Task Mapping in NoC-Based Heterogeneous MPSoCs .....	34
<i>Ewerson Carvalho, Ney Calazans, and Fernando Moraes</i>	
Hardware Implementation of 2-Opt Local Search Algorithm for the Traveling Salesman Problem.....	41
<i>Ioannis Mavroidis, Ioannis Papaefstathiou, and Dionisios Pnevmatikatos</i>	
Hardware/Firmware Verification of Graphic IP .....	48
<i>Kamdem Romain</i>	

## **Session 3: Short Papers-FPGA and Applications** \_\_\_\_\_

### **FPGA**

Communication Models in Networks-on-Chip.....	57
<i>Everton Carara, Aline Mello, and Fernando Moraes</i>	
A Lightweight Framework for Runtime Reconfigurable System Prototyping .....	61
<i>Roman Koch, Thilo Pionteck, Carsten Albrecht, and Erik Maehle</i>	

## **Applications**

Design and Implementation of a Reconfigurable, Embedded Real-Time Face Detection System .....	65
<i>V. Mariatos, K.D. Adaos, and G.P. Alexiou</i>	

Object-Oriented Reconfiguration .....	69
<i>J. Mattos, A. Carlos S. Beck, and L. Carro</i>	

## **Session 4: Formal Specification** \_\_\_\_\_

A Semantics for UML-RT Using $\pi$ -calculus .....	75
<i>Juliana de Melo Bezerra and Celso Massaki Hirata</i>	

Verifying Distributed Protocols Using MSC-Assertions, Run-Time Monitoring, and Automatic Test Generation .....	82
<i>Doron Drusinsky and Man-Tak Shing</i>	

Rapid Prototyping of Intrusion Detection Systems.....	89
<i>Fabrice Kordon, Jean-Baptiste. Voron, and Liviu Iftode</i>	

## **Session 5: Prototyping and Development Methodologies and Tools** \_\_\_\_\_

A Tailored Design Partitioning Method for Hardware Emulation .....	99
<i>R. Beckert, T. Fuchs, S. Ruelke, and W. Hardt</i>	

Rapid Prototyping of Distributed Real-Time Embedded Using the AADL and Ocarina.....	106
<i>Jérôme Hugues, Bechir Zalila, Laurent Pautet, and Fabrice Kordon</i>	

Efficient Software Development Platforms for Multimedia Applications at Different Abstraction Levels .....	113
<i>Katalin Popovici, Xavier Guérin, Frederic Rousseau, Pier Stanislao Paolucci, and Ahmed Jerraya</i>	

## **Session 6: Testing** \_\_\_\_\_

A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation.....	123
<i>Fernando Kronbauer, Alejandro Baldassin, Bruno Albertini, Paulo Centoducatte, Sandro Rigo, Guido Araujo, and Rodolfo Azevedo</i>	

Nonintrusive Black- and White-Box Testing of Embedded Systems Software against UML Models .....	130
<i>Philipp Graf, Klaus D. Müller-Glaser, and Clemens Reichmann</i>	

## **Session 7: Short Papers - HW Performance, Co-Design and Tool** \_\_\_\_\_

Architectural Issues in Homogeneous NoC-Based MPSoC .....	139
<i>Gilles Sassatelli, Cristine Woszezenki, Ismael Grehs, and Fernando Moraes</i>	

Using Synchronizers for Refining Synchronous Communication onto Hardware/Software Architecture.....	143
<i>Zhonghai Lu, Jonas Sicking, Ingo Sander, and Axel Jantsch</i>	

Design Methodology and CAD Tools for Prototyping Delta-Sigma Fractional-N Frequency Synthesizers .....	150
<i>Himanshu Arora, Nikolaus Klemmer, Thoma Jochum, and Patrick Wolf</i>	

## **Session 8: Short Papers - Formal Specification**

---

Behavioral Synthesis of Property Specification Language (PSL) Assertions.....	157
<i>Herald Obereder and Markus Pfaff</i>	

Structured Approach to Property Specification and Verification of HW IP .....	161
<i>Lyes Benalycherif, Anthony Mclsaac, and Neil Dunlop</i>	

## **Session 9: Applications**

---

A CABAC Encoder Design of H.264/AVC with RDO Support .....	167
<i>X. Tian, T. M. Le, B-L. Ho, and L. Yong</i>	

FPGA Prototyping Strategy for a H.264/AVC Video Decoder .....	174
<i>Vagner S. Rosa, Wangston T. Staehler, Arnaldo Azevedo, Bruno Zatt, Roger E. Porto, Luciano V. Agostini, Sergio Bampi, and Altamiro A. Susin</i>	

ER-EDF: A QoS Scheduler for Real-Time Embedded Systems .....	181
<i>David Matschulat, César Marcon, and Fabiano Hessel</i>	

## **Session 10: FPGA and SW Algorithms**

---

Pre- and Post-Fabrication Architecture Exploration for Partially Reconfigurable VLIW Processors.....	189
<i>A. Chattopadhyay, Z. Rakosi, K. Karuri, D. Kammler, R. Leupers, G. Ascheid, and H. Meyr</i>	

Low Runtime Overhead Software Synthesis for Communicating Concurrent Processes .....	195
<i>Youngchul Cho, Nacer-Eddine Zergainoh, Kiyoung Choi, and Ahmed A. Jerraya</i>	

A Re-configurable FTL Architecture for NAND Flash Based Applications.....	202
<i>Chanik Park, Wonmoon Cheon, Yangsup Lee, Myoung-Soo Jung, Wonhee Cho, and Hanbin Yoon</i>	

<b>Author Index</b> .....	<b>209</b>
---------------------------	------------