2007 IEEE International Interconnect Technology Conference

Burlingame, CA
3-6 June 2007

IEEE Catalog Number:	07TH8946
ISBN:	1-4244-1069-X

Table of Contents

Materials and Processes for High Signal Propagation Performance and Reliable 32 Nm Node BEOL 1
V. Arnal, A. Farcy, M. Aimadeddine, V. Jousseaume, L.G. Gosset, J. Guillan, M. Assous, L. Favennec, A. Zenasni, T. David, K. Hamioud, L-L. Chapelon, N. Jourdan, T. Vanypre, T. Mourier, P. Chausse and S. Maitrejea

Highly-Oriented PVD Ruthenium Liner for Low-Resistance Direct-Plated Cu Interconnects 4
M. Abe, M. Ueki, M. Tada, T. Onodera, N. Furutake, K. Shimura, S. Saito and Y. Hayashi

Self-Formed Barrier Technology Using Cumn Alloy Seed for Copper Dual-Damascene Interconnect with Porous-Sioc/ Porous-Par Hybrid Dielectric 7
T.Watanabe, H. Nasu, T. Usui, G. Minamihaba, N.Kurashima,A.Gawase, M.Shimada, Y.Yoshimizu, Y. Uozumi and H. Shibata

The Influence of the Size Effect of Copper Interconnects on RC Delay Variability Beyond 45nm Technology 10
H. Kitada, T. Suzuki, T. Kimura, H. Kudo, H. Ochimizu, S. Okano, A. Tsukune, S. Suda, S. Sakai, N. Ohtsuka, T. Tabira, T. Shirasu, M. Sakamoto, A. Matsuura, Y. Asada, and T. Nakamura

Chip-Package-Interaction Modeling of Ultra Low-K/Copper Back End of Line 13
X. H. Liu, T. M. Shaw., M. W. Lane, E. G. Liniger, B. W. Herbst and D. L. Questad

A Comparative Study of Thermal and Plasma Enhanced ALD Ta-N-C Films on Sio2, Sicoh and Cu Substrates 16
H.Wojcik, M.Friedemann, F.Feustel, M.Albert, S.Ohsiek, J.Metzger, J.Voss, J.W.Bartha and C.Wenzel

Integration and Interconnect Reliability of Warm A1 Process with CVD-A1 Seed Layer Deposited Using a Novel Precursor of TMAAE3 (Trimethylarninealane Borane) 19
Choon-Hwan Kim, Sung-Won Lim, Hyun-Phil Kim, In-Cheol Ryu, Byung-Soo Eun, Soo-Hyun Kim,Il-Cheol Rho, Yong-Sun Sohn, Hyo-Sang Kang and Hyeong-Joon Kim

The Development of an Innovative Process of Large Grained and Low Resistivity Cu Wires for Less Than Hp 45nm ULSI 22
Suguru TASHIRO, Khyoupin KHOO, Takahiro NAGANO, Jin ONUKI, Yasunori CHONAN1, Haruo AKAHOSHI2, Toshimi TOBITA3, Masahiro CHIBA3, Kensuke ISHIKAWA4 and Nobuhiro ISHIKAWA5

Cu Resistivity Scaling Limits for 20nm Copper Damascene Lines 25
J. Van Olmen, S. List, Zs. Tökei, L. Carbonell, S. H. Brongersma, H. Volders, E. Kunnen, N. Heylen, I. Ciofi, A. Khandelwal, J. Gelatos T. Mandrekar and P. Boelen

Cu / Barrier Metal Stack Film Characterization for Reliability Estimation 28
Shinichi Ogawa, Toshiyuki Ohdaira, Nobuki Hosoi, Nobuaki Tarumi, Ryoichi Suzuki, and Shuichi Saito

Reliability of CU Interconnects with TA Implant 31
J. Gambino, T. D. Sullivan, F. Chen, J. Gill, S. Mongeon, E. Adams, J. Burnham and K. Rodbell

Development of an Eco-Friendly Copper Interconnect Cleaning Process 34
Yoshihiro Uozumi, Takahito Nakajima, Tsuyoshi Matsumura, Yasuhito Yoshimizu and Hiroshi Tomita

Design for Manufacturability in Backend Reliability and Packaging of Nanoscale Technologies 37
Y.K. Lim, J.B. Tan, K.L. Pey, E.C. Chua, Y.H. Yeo, Thomas Fu and L.C. Hsia

Electromigration Failure Mechanism and Lifetime Expectation for Bi-Modal Distribution in Cu/Low-K Interconnect 40
Young Jin Wee, Andrew T. Kim, Jung Eun Lee, Jae Yeol Maeng, Woon Hyuk Choi, Seowoo Nam, Seungjin Lee, Kyoung Woo Lee, Jaehak Kim, Keeyoung Jun, Seung Man Choi, Jaeouk Choo, Jungshik Heo, Hong Jae Shin and Nae in Lee

Air-Gap Transmission Lines for Multiprocessor Interconnects on FR-4 and BT Substrates 43
Todd J. Spencer and Paul A. Kohl

Formation of Ni(Pt) Germanosilicide Using a Sacrificial Si Cap Layer 46
Yi-Wei Chen, Yu-Lan Chang, Yi-Cheng Chen, Kevin Shieh, Climbing Huang and S. F. Tzou

The Impact of Size Effects and Copper Interconnect Process Variations on the Maximum Critical Path Delay of Single and Multi-Core Microprocessors 49
Gerald Lopez, Raghunath Murali, Reza Sarvari, Keith Bowman, Jeffrey Davis and James Meindl

Advanced Cu/Low-K BEOL Integration, Reliability, and Extendibility 52
Daniel C. Edelstein

Multi-Level Cu Interconnects Integration and Characterization with Air Gap As Ultra-Low K Material Formed Using a Hybrid Sacrificial Oxide / Polymer Stack 53
L.G. Gosset, F. Gaillard, D. Bouchu, R. Gras, J. de Pontcharra, S. Orain, O. Cueto,Ph. Lyan, O. Louveau, G. Passemard and J. Torres

Multi-Level Air Gap Integration for 32/22nm Nodes Using a Spin-On Thermal Degradable Polymer and a Sioc CVD Hard Mask. 56
R. Daamen, P.H.L. Bancken, D. Ernur Badaroglu, J. Michelon, V.H. Nguyen, G.J.A.M. Verheijden, A. Humbert, J. Waeterloos, A. Yang, J.K. Cheng, L.Chen, T. Martens and R.J.O.M. Hoofman

A Highly Reliable Cu Interconnect Technology for Memory Device 59
H.B. Lee, J.W. Hong, G.J. Seong, J.M. Lee, H. Park, J.M. Baek, K.I. Choi, B.L. Park, J.Y. Bae, G.H. Choi, S.T. Kim, U.I. Chung, J.T. Moon, J.H. Oh, J.H. Son, J.H. Jung, S. Hah and S.Y. Lee

Integration of High Performance and Low Cost Cu/Ultra Low-K Sioc(K=2.0) Interconnects with Self-Formed Barrier Technology for 32nm-Node and Beyond 62
Y. Ohoka, Y. Ohba, A. Isobayashi, T. Hayashi, N. Komai, S. Arakawa, R. Kanamura and S. Kadomura

Full Copper Electrochemical Mechanical Planarization (Ecmp) As a Technology Enabler for the 45 and 32nm Nodes 65
M. Mellier, T. Berger, R. Duru, M. Zaleski, M. C. Luche, M. Rivoire, C. Goldberg, G. Wyborn, K-L. Chang, Y. Wang, V. Ripoche, S. Tsai, M. Thothadri, W-Y. Hsu and L. Chen

Toward a Real System Integration; a Direction of IC Technology 68
Akira Matsuzawa

CMOS Integration of Capacitive, Optical, and Electrical Interconnects 71
Jon Lexau, Xuezhe Zheng, Jon Bergey, Ashok V. Krishnamoorthy, Ron Ho, Robert Drost and Jack Cunningham

Three Dimensional Chip Stacking Using a Wafer-To-Wafer Integration 74
Ritwik Chatterjeea, Murielle Fayolleb, Patrick Leducb, Scott Pozdera, Bob Jonesa, Eddie Acostaa, Barbara Charletb, Thierry Enotb, Michel Heitzmannb, Marc Zussyb, Antonio Romanb, Olivier Louveauc; Sylvain, Maitrejeanb, Didier Louisb, Nelly Kernevezb, Nicol

Technology and Design Cooperation: High-K MIM Capacitors for Microprocessor, IO, and Clocking 77
Héctor Sánchez, Om P. Mandhana, Bill Johnstone, Doug Roberts, Joshua Siegel, Brad Melnick, Muhsin Celik, Mike Baker, Jim Hayden, Byoung Min, John Edgerton and Bruce White

Impact of Cu Microstructure N Electromigration Reliability 83
C.-K. Hu, L. Gignac, B. Baker, E. Liniger and R. Yu

A Study of Adhesion and Improvement of Adhesion Energy Using Hybrid Low-K (Porous-Par / Porous-Sioc(K=2.3/2.3)) Structures with Multi-Layered Cu Interconnects for 45-Nm Node Devices 86
þÿT.Usami, C.Maruyama, M.Tagami, K.Watanabe, T.Kameshima, H.Masuda, M.Shimada, A.Gawase, Y.Kagawa3, N.Nakamura, H.Miyajima, H.Naruse, Y.Enomoto, T.Kitanoÿ and M.Sekine

Chemical and Plasma Oxidation Behaviors of Nisi and Niptsi Salicide Films in 65nm Node CMOS Process 89
Yu-Lan Chang, Yi-Wei Chen, Yi-Cheng Chen, Kevin Shieh, Climbing Huang, and S F Tzou

An Alternative Low Resistance MOL Technology with Electroplated Rhodium As Contact Plugs for 32nm CMOS and Beyond 92
I. Shao, J.M. Cotte, B. Haran, A.W. Topol, E.E. Simonyi, C. Cabral, Jr. and H. Deligianni

Optimizing ALD WN Process for 65nm Node CMOS Contact Application 95
Y.-C. Chen, T.-Y. Hung, Y.-L. Chang, K. Shieh, C.-L. Hsu, C. Huang, WH Yan, K. Ashtiani, D. Pisharoty, W. Lei, S. Chang, F. Huang, J. Collins and S. F. Tzou

Mechanism and Application of Negative Charging Mode of Electron Beam Inspection for PMOS Leakage Detection 98
Li-Lung Lai, Keren Xu, Daniel Deng and Jay Ning

Assessing the Effect of Die Sealing in Cu/Low-K Structures 101
Andrew V. Kearney, Anand V. Vairagar, Holm Geisler, Ehrenfried Zschech and Reinhold H. Dauskardt

Extremely Low Keff (1.9) Cu Interconnects with Air Gap Formed Using Sioc 104
T. Harada, A. Ueki, K. Tomita, K. Hashimoto, J. Shibata, H. Okamura, K. Yoshikawa, T. Iseki,M. Higashi, S. Maejima, K. Nomura, K. Goto, T. Shono, S. Muranaka, N. Torazawa, S. Hirao, M. Matsumoto, T. Sasaki, S. Matsumoto, S. Ogawa, M. Fujisawa, A. Ishii,

Capacitance Reduction Effect Using Capping-Layer Removal Process for Porous Low-K (K=2.5)/Cu System Toward 45nm Technology Node 107
N. Ohashi, E. Soda, T. Suzuki, S. Kondo, N. Oda, S. Ogawa and S. Saito

Mechanistic Study of Plasma Damage and CH4 Recovery of Low K Dielectric Surface 110
J. J. Bao, H. L. Shi, J. J. Liu, H. Huang, P.S. Ho, M. D. Goodner, M. Moinpour and G. M. Kloster

BEOL Process Integrations with Cu/FSG Wiring At 90 Nm Design-Rule DDR DRAM and Their Effects on Yield, Refresh Time, and Wafer-Level Reliability 113
Nohjung Kwak, Sang-Tae Ahn, Hyung-Soon Park, Seo-Min Kim, Jin-Ki Jung, Gyu-Hyun Kim, Geun-Young Choi, Dong-Chul Koo, Tae-Oh Jung, Ja-Chun Ku, Jae-Kwan Jung, Jinwoong Kim and Sungwook Park

Experimental Determination of the Toughness of Crack Stop Structures 116
T. M. Shaw, E. Liniger, G. Bonilla, J. P. Doyle, B. Herbst, X. H. Liu and M. W. Lane

Scaling of a Low Capacitance Highly Selective Self Aligned Contact Process 119
W. Graf, O. Genz, D. Köhler, H. Prenz, K. Schupke, A. Laessig, L. Bartholomaeus, S. Finsterbusch and L. Heineck

A Comparison of Voltage Ramp and Time Dependent Dielectric Breakdown Tests for Evaluation of 45nm Low-K Sicoh Reliability 122
F. Chen, P, McLaughlin, J. Gambino and J. Gill

The Impact of Multi-Core Architectures on Design of Chip-Level Interconnect Networks 125
Deepak C Sekar and James D Meindl

Balancing Resistance and Capacitance of Signal Interconnects for Power Saving 128
V. Nguyen Hoang, G. Doornbos, J. Michelon, A. Kumar, A. Nackaerts and P. Christie

Stress and Slurry Chemistry Effects on CMP Damage of Ultra-Low-K Dielectrics 131
Taek-Soo Kim, Qiping Zhong, Maria Peterson, Halbert Tam, Tomohisa Konno, and Reinhold H. Dauskardt

Performance Predictions of Prospective Air Gap Architectures for the 22 Nm Node 134
M. Gallitre, L.G. Gosset, A. Farcy, B. Blampey, R. Gras , C. Bermond, B. Fléchet and J. Torres

The Delay, Energy, and Bandwidth Comparisons Between Copper, Carbon Nanotube, and Optical Interconnects for Local and Global Wiring Application 137
Hoyeol Cho, Kyung-Hoae Koo, Pawan Kapur and Krishna C. Saraswat

Line Edge Roughness of Metal Lines and Time-Dependent Dielectric Breakdown Characteristics of Low-K Interconnect Dielectrics 140
Andrew T. Kim, Tae-Young Jeong, Miji Lee, Young Joon Moon, Se Young Lee, Boung Ju Lee and Hyungoo Jeon

Impact of Tan/Ta Copper Barrier on Full PEALD Tin/Ta2O5/Tin 3D Damascene MIM Capacitor Performance 143
M. Thomas, A. Farcy, E. Deloffre, M. Gros-Jean, C. Perrot, D. Benoit, C. Richard, P. Caubet, S. Guillaumet1, R. Pantel, B. Chenevier and J. Torres

Study on Effect of Via Contour Distortion on Via Micro-Void Formation in 45nm-Node Process 146
H.Kunishima , M. Tagami , T. Shin , Y.Goto , K.Oshima, T.Nishimura, Y. Miyamori, Y.Enomoto, T.Ema, N.Yamada, K.Akiyama and N.Okada

The Critical Role of the Metal / Porous Low-K Interface in Post Direct CMP Defectivity Generation and Resulting ULK Surface and Bulk Hydrophilisation 149
Y. Travaly, F. Sinapi, N. Heylen, A. Humbert1, M. Delande, R. Caluwaert, J. P. de Mussy, G. Vereecke, M. R. Baklanov, F. Iacopi, J.L. Hernandez, G. Beyer and P. Fischer

Moving Away From Silicon: the Role of Interconnect in New Memory Technologies 152
Dirk J. Wouters

Effect of the Hydrophilic-Lipophilic Balance (HLB) of Surfactants Included in the Post-CMP Cleaning Chemicals on Porous Sioc Direct CMP 155
S. Kondo, M. Shiohara, K. Maruyama, K. Fukaya, K. Yamada, S. Ogawa and S. Saito

Robust Integration of an ULK Sioch Dielectric (K=2.3) for High Performance 32nm Node BEOL 158
M. Aimadeddine , V. Jousseaume ,V. Arnal, L. Favennec, A. Farcy, A. Zenasni, M. Assous, M. Vilmay, S. Jullian, P. Maury, V. Delaye, N. Jourdan, T. Vanypre, P. Brun, G. Imbert, Y. LeFriec, M. Mellier, H. Chaabouni, L.L. Chapelon, K. Hamioud, F. Volpi, D. L

Strategies of RC Delay Reduction in 45 NM BEOL Technology 161
H. Kudo, H. Ochimizu, A. Tsukune, S. Okano, K. Naitou, M Sakamoto, S. Takesako, T. Shirasu, A. Asneil, N. IdaniK. Sugimoto, S. Ozaki, Y. Nakata, T. Owada, H. Watatani, N. Ohara, N. Ohtsuka, M. Sunayama, H. Sakai, M. Oryoji, S. Akiyama, H. Iwata, H. Yamamo

45nm-Node Interconnects with Porous Sioch-Stacks, Tolerant of Low-Cost Packaging Applications 164
N. Inoue, M. Tagami, F. Itoh, H. Yamamoto, T. Takeuchi, S. Saito, N. Furutake, M. Ueki, M. Tada, T. Suzuki and Y. Hayashi

Tera-Scale Computing … the Role of Interconnects in Volume Compute Platforms 167
Jerry Bautista

Design and Optimization for Nanoscale Power Distribution Networks in Gigascale Systems 170
Reza Sarvari, Azad Naeemi, Payman Zarkesh-Ha and James D. Meindl

A Low-Latency and High-Power-Efficient On-Chip LVDS Transmission Line Interconnect for an RC Interconnect Alternative 173
Hiroyuki Ito, Junki Seita, Takahiro Ishii, Hideyuki Sugita, Kenichi Okada and Kazuya Masu

Chip Package Interaction for 65nm CMOS Technology with C4 Interconnections 176
Mukta Farooq, Ian Melville, Christopher Muzzy, Paul V. McLaughlin, Robert Hannon,Wolfgang Sauter, Jennifer Muncy, David Questad, Charles Carey, Mary Cullinan-Scholl, Vincent McGahay, Matthew Angyal, Henry Nye, Michael Lane, Xiao Hu Liu, Thomas Shaw and Co

Densification of Carbon Nanotube Bundles for Interconnect Application 179
Z. Liu, N. Bajwa, L. Ci, S.H. Lee, S. Kar, P. M. Ajayan and J.-Q. Lu

Electrical Properties of Carbon Nanotube Via Interconnects Fabricated By Novel Damascene Process 182
Mizuhisa Nihei, Takashi Hyakushima, Shintaro Sato, Tatsuhiro Nozue, Masaaki Norimatsu, Miho Mishima, Tomo Murakami, Daiyu Kondo, Akio Kawabata, Mari Ohfuti and Yuji Awano

Simultaneous Cu-Cu and Compliant Dielectric Bonding for 3D Stacking of Ics 185
A. Jourdain, S. Stoukatch, P. De Moor, W. Ruythooren, S. Pargfrieder, B. Swinnen and E. Beyne

Challenges for 3D IC Integration: Bonding Quality and Thermal Management 188
Patrick Leduca, François de Crécya, Murielle Fayollea, Barbara Charleta, Thierry Enota, Marc Zussya, Bob Jonesb, Jean-Charles Barbéa, Nelly Kerneveza, Nicolas Sillona, Sylvain Maitrejeana, Didier Louisa and Gérard Passemardc

Progress of 3D Integration Technologies and 3D Interconnects 191
Scott Pozder, Ritwik Chatterjee, Ankur Jain, Zhihong Huang, Robert E. Jones and Eddie Acosta