


Proceedings

**IEEE Computer Society
Annual Symposium on VLSI**





Message from the Chairs	xii
Organizing Committee	xiii
Program Committee	xiv
Reviewer List	xv

MPSOC

Overview of the Scalable Communications Core.....	3
<i>Jeff Hoffman, David Arditti Ilitzky, Anthony Chun, and Aliaksei Chapyzhenka</i>	
Simulink-Based MPSoC Design: New Approach to Bridge the Gap between Algorithm and Architecture Design.....	9
<i>Youssef Atat and Nacer-Eddine Zergainoh</i>	
A Flexible Datapath Interconnect for Embedded Applications.....	15
<i>Magnus Sjölander, Per Larsson-Edefors, and Magnus Björk</i>	
HS-Scale: A Hardware-Software Scalable MP-SOC Architecture for Embedded Systems	21
<i>Nicolas Saint-Jean, Gilles Sassatelli, Pascal Benoit, Lionel Torres, and Michel Robert</i>	

Reconfigurable Systems

Technological Hybridization for Efficient Runtime Reconfigurable FPGAs	29
<i>N. Bruchon, L. Torres, G. Sassatelli, and G. Cambon</i>	
Modelling and Simulation of Dynamic and Partially Reconfigurable Systems Using SystemC.....	35
<i>Alisson V. Brito, Matthias Kühnle, Michael Hübner, Jürgen Becker, and Elmar U. K. Melcher</i>	
Physical Configuration On-Line Visualization of the Physical Configuration of Xilinx Virtex-II FPGAs	41
<i>Michael Hübner, Lars Braun, Jürgen Becker, Christopher Claus, and Walter Stechele</i>	
Transparent Dataflow Execution for Embedded Applications.....	47
<i>Mateus B. Rutzig, Antonio Carlos S. Beck, and Luigi Carro</i>	

Methods for Optimized Placement

A Novel Methodology for Temperature-Aware Placement and Routing of FPGAs	55
<i>Kostas Siozios and Dimitrios Soudris</i>	
A Polynomial Placement Algorithm for Data Driven Coarse-Grained Reconfigurable Architectures	61
<i>Ricardo Ferreira, Alisson Garcia, Tiago Teixeira, and João M. P. Cardoso</i>	
3D-Vias Aware Quadratic Placement for 3D VLSI Circuits.....	67
<i>Renato Hentschke, Guilherme Flach, Felipe Pinto, and Ricardo Reis</i>	
Minimum-Congestion Placement for Y-interconnects: Some Studies and Observations.....	73
<i>Tuhina Samanta, Prasun Ghosal, Hafizur Rahaman, and Parthasarathi Dasgupta</i>	

VLSI System Design, Methods and Tools

Design of a MCML Gate Library Applying Multiobjective Optimization	81
<i>Roberto Pereira-Arroyo, Pablo Alvarado-Moya, and Wolfgang Krautschneider</i>	
Yield Analysis by Error Propagation Using Numerical Derivatives Considering WD and D2D Variations	86
<i>Lucas Brusamarello, Roberto da Silva, Ricardo A. L. Reis, and Gilson Wirth</i>	
A Hash-Based Approach for Functional Regularity Extraction during Logic Synthesis.....	92
<i>Angelo P.E. Rosiello, Fabrizio Ferrandi, Davide Pandini, and Donatella Sciuto</i>	
Efficient VLSI Implementation of Memory-Based FFT Processors for DVB-T Applications	98
<i>Chin-Long Wey, Wei-Chien Tang, and Shin-Yo Lin</i>	

Methods for Low Power Design I

A 10T Non-precharge Two-Port SRAM for 74% Power Reduction in Video Processing	107
<i>Hiroki Noguchi, Yusuke Iguchi, Hidehiro Fujiwara, Yasuhiro Morita, Koji Nii, Hiroshi Kawaguchi, and Masahiko Yoshimoto</i>	
Design and Analysis of Low Power Dynamic Bus Based on RLC Simulation.....	113
<i>Shanq-Jang Ruan, Shang-Fang Tsai, and Yu-Ting Pai</i>	
Interconnect Power Optimization Based on Timing Analysis	119
<i>Liu Yang, Sheqin Dong, Yuchun Ma, and Xianlong Hong</i>	
Overdrive Power-Gating Techniques for Total Power Minimization	125
<i>Mindaugas Draždiulis, Per Larsson-Edefors, and Lars "J" Svensson</i>	

Mixed Signal Design

Phase-Noise Driven System Design of Fractional-N Frequency Synthesizers and Validation with Measured Results.....	133
<i>Himanshu Arora, Nikolaus Klemmer, Thomas Jochum, and Patrick Wolf</i>	
Systematic Design Optimization Methodology for Multiband CMOS Low Noise Amplifiers.....	139
<i>Arthur Nieuwoudt, Tamer Ragheb, and Yehia Massoud</i>	
An Automated Passive Analog Circuit Synthesis Framework Using Genetic Algorithms	145
<i>Angan Das and Ranga Vemuri</i>	

Verification and Test Methodology I

Data Recovery Block Design for Impulse Modulated Power Line Communications in a Microprocessor.....	153
<i>Rajesh Thirugnanam, Dong Sam Ha, and T. M. Mak</i>	
Coverage Driven Verification Applied to Embedded Software	159
<i>Djones Lettnin, Markus Winterholer, Axel Braun, Joachim Gerlach, Jürgen Ruf, Thomas Kropf, and Wolfgang Rosenstiel</i>	
Improving the Quality of Bounded Model Checking by Means of Coverage Estimation	165
<i>Ulrich Kühne, Daniel Große, and Rolf Drechsler</i>	

Low Area Adaptive Fail-Data Compression Methodology for Defect Classification and Production Phase Prognosis.....	171
<i>Prashant Dubey, Akhil Garg, and Sravan Kumar Bhaskarani</i>	

Verification and Test Methodology II

A New Test Data Compression Scheme for Multi-scan Designs.....	179
<i>Teng Lin, Jianhua Feng, and Yangyuan Wang</i>	
On the Compressibility of Power Grid Models	186
<i>João M. S. Silva and L. Miguel Silveira</i>	
Single Event Upset in SRAM-based Field Programmable Analog Arrays: Effects and Mitigation	192
<i>Tiago R. Balen, Fernanda Lima Kastensmidt, Marcelo S. Lubaszewski, and M. Renovell</i>	
Code-Coverage Based Test Vector Generation for SystemC Designs	198
<i>Alair Dias Junior and Diogenes Cecilio da Silva Junior</i>	

Physical Design I

Enhancing the Tolerance to Power-Supply Instability in Digital Circuits	207
<i>J. Semião, J. Freijedo, J. J. Rodriguez Andina, F. Vargas, M. B. Santos, I. C. Teixeira, and João Paulo Teixeira</i>	
Hierarchical Concurrent Congestion and Wirelength Estimation in the Presence of IP Blocks	213
<i>Taraneh Taghavi and Majid Sarrafzadeh</i>	
An Efficient Analytical Approach to Path-Based Buffer Insertion.....	219
<i>Hamid Reza Kheirabadi, Morteza Saheb Zamani, and Mehdi Saeedi</i>	
Integrated Gate and Wire Sizing at Post Layout Level	225
<i>Narender Hanchate and Nagarajan Ranganathan</i>	

Physical Design II

Generating Realistic Stimuli for Accurate Power Grid Analysis.....	233
<i>P. Marques Morgado, Paulo F. Flores, and L. Miguel Silveira</i>	
CMP-aware Maze Routing Algorithm for Yield Enhancement.....	239
<i>Hailong Yao, Yici Cai, and Xianlong Hong</i>	
Statistical Gate Sizing for Yield Enhancement at Post Layout Level.....	245
<i>Narender Hanchate and Nagarajan Ranganathan</i>	

SoC Embedded Processing

Automatic Retargeting of Binary Utilities for Embedded Code Generation	253
<i>Alexandro Baldassin, Paulo Centoducatte, Sandro Rigo, Daniel Casarotto, Luiz C.V.Santos, Max Schultz, and Olinto Furtado</i>	
A Programmable Stream Processing Engine for Packet Manipulation in Network Processors	259
<i>Michael Meitinger, Rainer Ohlendorf, Thomas Wild, and Andreas Herkersdorf</i>	
A System-Level Performance Evaluation Methodology for Network Processors Based on Network Calculus Analytical Modeling	265
<i>Frederico de Faria, Marius Strum, and Wang Jiang Chau</i>	

VLSI Circuits

High Speed Soft-Error-Tolerant Latch and Flip-Flop Design for Multiple VDD Circuit	273
<i>Saihua Lin, Huazhong Yang, and Rong Luo</i>	
Interconnect Delay and Power Optimization by Module Duplication for Integration of High Level Synthesis and Floorplan	279
<i>Zhipeng Liu, Jinian Bian, Qiang Zhou, and Hui Dai</i>	
Design of a Novel CNTFET-based Reconfigurable Logic Gate.....	285
<i>J. Liu, I. O'Connor, D. Navarro, and F. Gaffiot</i>	
Process Variation and NBTI Tolerant Standard Cells to Improve Parametric Yield and Lifetime of ICs	291
<i>Shubhankar Basu and Ranga Vemuri</i>	

NoC

Inserting Data Encoding Techniques into NoC-Based Systems.....	299
<i>José C.S. Palma, Leandro Soares Indrusiak, Fernando G. Moraes, Alberto Garcia Ortiz, Manfred Glesner, and Ricardo A. L. Reis</i>	
Performance Evaluation for Three-Dimensional Networks-On-Chip	305
<i>Brett Feero and Partha Pratim Pande</i>	
Application Specific NOC Platform Designed Based on System Level Optimization	311
<i>L. Papadopoulos, S. Mamagkakis, D. Soudris, and F. Catthoor</i>	
Addressing Signal Integrity in Networks on Chip Interconnects through Crosstalk-Aware Double Error Correction Coding	317
<i>Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, and Cristian Grecu</i>	

IP and Design, VLSI System Design

Fast Complex Valued Matrix Inversion for Multi-user STBC-MIMO Decoding	325
<i>Di Wu, Johan Eilert, Dake Liu, Dandan Wang, Naofal Al-Dhahir, and Hlaing Minn</i>	
A Pipelined Fast 2D-DCT Accelerator for FPGA-based SoCs	331
<i>Antonino Tumeo, Matteo Monchiero, Gianluca Palermo, Fabrizio Ferrandi, Donatella Sciuto</i>	
Partial Product Reduction for Parallel Cubing.....	337
<i>James E. Stine and Jeff M. Blank</i>	
Novel, High-Speed 16-Digit BCD Adders Conforming to IEEE 754r Format.....	343
<i>Sreehari Veeramachaneni, M. Kirthi Krishna, Lingamneni Avinash, Sreekanth Reddy P, and M.B. Srinivas</i>	

System Level Design

A Methodology and Toolset to Enable SystemC and VHDL Co-simulation	351
<i>Richard Maciel, Bruno Albertini, Sandro Rigo, Guido Araujo, and Rodolfo Azevedo</i>	
Designing Memory Subsystems Resilient to Process Variations	357
<i>Mahmoud Bennaser, Yao Guo, and Csaba Andras Mortiz</i>	
Asymmetrically Banked Value-Aware Register Files.....	363
<i>Shuai Wang, Hongyan Yang, Jie Hu, and Sotirios Ziavras</i>	

A MEMS Ultra-Stable Short Duration Current Pulse Generator	369
<i>Andrew Tam and Sazzadur Chowdhury</i>	
Investigating Simple Low Latency Reliable Multiported Register Files	375
<i>Andrew Ricketts, Madhu Mutyam, N. Vijaykrishnan, and Mary Jane Irwin</i>	
Methods for Low Power Design II	
Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction	383
<i>Weixiang Shen, Yici Cai, Xianlong Hong, and Jiang Hu</i>	
A Scalable Modeling Technique to Estimate Dynamic Thermal Design Power of Datapath Intensive Designs	389
<i>Prashant Agrawal, Srinivasa R. STG, Ajit N. Oke, and Saurabh Vijay</i>	
On the Limitations of Power Macromodeling Techniques	395
<i>Felipe Klein, Guido Araujo, Rodolfo Azevedo, Roberto Leao, and Luiz C. V. dos Santos</i>	
Delay and Power Minimization in VLSI Interconnects with Spatio-Temporal Bus-Encoding Scheme	401
<i>C. Raghunandan, K S Sainarayanan, and M B Srinivas</i>	
Emerging Trends in VLSI	
Performance of Graceful Degradation for Cache Faults.....	409
<i>Hyunjin Lee, Sangyeun Cho, Bruce R. Childers</i>	
A Quantum Algorithm for Finding Minimum Exclusive-Or Expressions.....	416
<i>M. Sampson, D. Voudouris, and G. Papakonstantinou</i>	
Performance Evaluation of Asynchronous Circuits with Choice Using Abstract Probabilistic Timed Petri Nets	422
<i>Mehrdad Najibi, Mahtab Niknahad, and Hossein Pedram</i>	
On The Behavior of Substitution-Based Reversible Circuit Synthesis Algorithms: Investigation and Improvement	428
<i>Mehdi Saeedi, Morteza Saheb Zamani, and Mehdi Sedighi</i>	
Poster Session I	
FPGA Prototyping of a Two-Phase Self-Oscillating Micropipeline	437
<i>Abdel Ejnoui</i>	
A Novel Reconfigurable Computational Unit for DSP Applications	439
<i>Jer Min Jou, Yun-Lung Lee, Chen-Yen Lin, and Chien-Ming Sun</i>	
Memory Hierarchy Targeting Bi-predictive Motion Compensation for H.264/AVC Decoder	445
<i>Bruno Zatt, Arnaldo Azevedo, Luciano Agostini, Altamiro Susin, and Sergio Bampi</i>	
Vector Processing Support for FPGA-Oriented High Performance Applications	447
<i>Hongyan Yang, Shuai Wang, Sotirios G. Ziavras, and Jie Hu</i>	
An Internal Partial Dynamic Reconfiguration Implementation of the JPEG Encoder for Low-Cost FPGAs	449
<i>Antonino Tumeo, Matteo Monchiero, Gianluca Palermo, Fabrizio Ferrandi, and Donatella Sciuto</i>	
MOTIM – A Scalable Architecture for Ethernet Switches	451
<i>Érico Bastos, Everton Carara, Daniel Pigatto, Ney Calazans, and Fernando Moraes</i>	

Toward Memory-efficient Design of Video Encoders for Multimedia Applications	453
<i>Avishek Saha, Santosh Ghosh, Shamik Sural, and Jayanta Mukherjee</i>	
MoCReS: An Area-Efficient Multi-Clock On-Chip Network for Reconfigurable Systems	455
<i>Arun Janarthanan, Vijay Swaminathan, and Karen A. Tomko</i>	
Two Novel Approaches to Online Partial Bitstream Relocation in a Dynamically Reconfigurable System	457
<i>S. Corbetta, F. Ferrandi, M. Morandi, M. Novati, M. D. Santambrogio, and D. Sciuto</i>	
Congestion-Aware Task Mapping in NoC-based MPSoCs with Dynamic Workload.....	459
<i>Ewerson Carvalho, Ney Calazans, and Fernando Moraes</i>	
High Level RTOS Scheduler Modeling for a Fast Design Validation.....	461
<i>Fabiano Hessel, César Marcon, and Tatiana Santos</i>	
A High Swing Low Power CMOS Differential Voltage Controlled Ring Oscillator	467
<i>Luciano de Paula, Eric Fabris, Sergio Bampi, Altamiro Susin</i>	
Poster Session II	
A Power Estimation Methodology for QDI Asynchronous Circuits Based on High-Level Simulation	471
<i>Mahtab Niknahad, Behnam Ghavami, Mehrdad Najibi, and Hossein Pedram</i>	
Power & Performance Analysis for Early Design Space Exploration	473
<i>Charles Thangaraj and Tom Chen</i>	
Reliable Binary Signed Digit Number Adder Design.....	479
<i>F. Kharbash and G. M. Chaudhry</i>	
Voltage Pump Based on Self Clocked Cells.....	485
<i>Hector Kirschenbaum and Alejandro de la Plaza</i>	
Quantitative Comparison of Optical and Electrical H, X, and Y Clock Distribution Networks.....	488
<i>Mohammad Azim Karami, Ali Afzali-Kusha, and Reza Faraji-Dana</i>	
Subthreshold Pass Transistor Logic for Ultra-Low Power Operation	490
<i>Vahid Moalemi and Ali Afzali-Kusha</i>	
Design of A Double-Precision Floating- Point Multiply-Add-Fused Unit with Consideration of Data Dependence	492
<i>Zhaolin Li and Gongqiong Li</i>	
A Comparison of Low Power Architectures for Digital Delay Measurement.....	498
<i>Franco Martin-Pirchio, Alfonso Chacón-Rodríguez, Pedro Julián, and Pablo Mandolesi</i>	
Efficient Implementation of Conduction Modes for Modelling Skin Effect	500
<i>Salvador Ortiz and Roberto Suaya</i>	
A Low-Power High-Speed 4-Bit ADC for UWB Communications.....	506
<i>M. Khalilzadeh Aghdam and A. Nabavi</i>	
A DSPstone Benchmark of CoDeL's Automated Clock Gating Platform.....	508
<i>Nainesh Agarwal and Nikitas Dimopoulos</i>	

An External Memory Circuit Validation Algorithm for Large VLSI Layouts	510
<i>Yokesh Kumar and Prosenjit Gupta</i>	
Modeling Subthreshold Leakage Current in General Transistor Networks	512
<i>Paulo F. Butzen, André I. Reis, Chris H. Kim, and Renato P. Ribas</i>	
Subthreshold 1-Bit Full Adder Cells in sub-100 nm Technologies.....	514
<i>Vahid Moalemi and Ali Afzali-Kusha</i>	
Impact of Process Variations on Carbon Nanotube Bundle Interconnect for Future FPGA Architectures.....	516
<i>S. Eachempati, Vijaykrishnan N, Arthur Nieuwoudt, and Yehia Massoud</i>	
Author Index	518