

**Proceedings 2006 International Conference
on Computer Design**

1 - 4 October 2006

San Jose, CA

Table of Contents

IEEE International Conference on Computer Design (ICCD 2006)

Copyright	<u>iv</u>
Welcome Letter	<u>xii</u>
Organizing Committee	<u>xiv</u>
Program Committee	<u>xv</u>
Additional Reviewers	<u>xvii</u>

Keynote Addresses

Computer Architecture in the Many-Core Era	<u>1</u>
<i>Bill Dally, Stanford University</i>	
Scaling Manufacturability Software to Thousands of Processors	<u>2</u>
<i>Fabio Angelillis, Synopsys Inc.</i>	

~~~ Session 1 ~~~

Session 1.1 Microarchitecture Optimization

Chair: Tejas Karkhanis, AMD

Long-term Performance Bottleneck Analysis and Prediction	<u>3</u>
<i>Fei Gao and Suleyman Sair</i>	
Dynamic Code Value Specialization Using the Trace Cache Fill Unit	<u>10</u>
<i>Weifeng Zhang, Steve Checkoway, Bradley Calder and Dean Tullsen</i>	
Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses	<u>17</u>
<i>Jiangjiang Liu, Krishnan Sundaresan and Nihar Mahapatra</i>	
Joint Performance Improvement and Error Tolerance for Memory Design Based on Soft Indexing	<u>25</u>
<i>Shuo Wang and Lei Wang</i>	
A Low Power Highly Associative Cache for Embedded Systems	<u>31</u>
<i>Chuanjun Zhang</i>	

Session 1.2 Timing Analysis

Chair: Florentin Dartu, Synopsys

On the Improvement of Statistical Timing Analysis	<u>37</u>
<i>Rajesh Garg, Nikhil Jayakumar and Sunil Khatri</i>	
FA-STAC: A Framework for Fast and Accurate Static Timing Analysis with Coupling	<u>43</u>
<i>Debasish Das, Ahmed Shebaita, Hai Zhou, Yehea Ismail and Kip Killpack</i>	
Reduction of Crosstalk Pessimism using Tendency Graph Approach	<u>50</u>
<i>Murthy Palla, Klaus Koch, Jens Bargfrede, Manfred Glesner and Walter Anheier</i>	
Statistical Analysis of Power Grid Networks Considering Lognormal Leakage Current Variations with Spatial Correlation	<u>56</u>
<i>Ning Mi, Jeffrey Fan and Sheldon Tan</i>	

Session 1.3 Advanced Circuits and Interconnections

Chair: Srinivas Raghvendra, Synopsys

RasP: An Area-efficient, On-chip Network	<u>63</u>
<i>Simon Hollis and Simon W. Moore</i>	
Quantitative Prediction of On-chip Capacitive and Inductive Crosstalk Noise and Discussion on Wire Cross-Sectional Area Toward Inductive Crosstalk Free Interconnects.....	<u>70</u>
<i>Yasuhiro Ogasahara, Masanori Hashimoto and Takao Onoye</i>	
CMOS Comparators for High-Speed and Low-Power Applications	<u>76</u>
<i>Eric Menendez, Dumezie Maduiké, Rajesh Garg and Sunil Khatri</i>	
A Reconfigurable CAM Architecture for Network Search Engines	<u>82</u>
<i>Mehrdad Nourani, Deepak Vijayasarithi and Poras Balsara</i>	
Delay and Area Efficient First-level Cache Soft Error Detection and Correction	<u>88</u>
<i>Karl Mohr and Lawrence Clark</i>	

~~~ Session 2 ~~~

Session 2 Special Session on Nano Technology (I)

Chair: Pranav Ashar, Real Intent Inc.

Automated Design of Microfluidics-Based Biochips: Connecting Biochemistry to Electronics CAD	<u>93</u>
<i>Krishnendu Chakrabarty</i>	

~~~ Session 3 ~~~

Session 3.1 Technology-Aware Design

Chair: Suleyman Sair, North Carolina State University

Fast Speculative Address Generation and Way Caching for Reducing L1 Data Cache Energy	<u>101</u>
<i>Dan Nicolaescu, Babak Salamat, Alex Veidenbaum and Mateo Valero</i>	
Customizable Fault Tolerant Caches for Embedded Processors	<u>108</u>
<i>Subramanian Ramaswamy and Sudhakar Yalamanchili</i>	
Reduce Register Files Leakage Through Discharging Cells	<u>114</u>
<i>Lingling Jin, Wei Wu, Jun Yang, Chuanjun Zhang and Youtao Zhang</i>	
Efficient Transient-Fault Tolerance for Multithreaded Processors using Dual-Thread Execution	<u>120</u>
<i>Yi Ma and Huiyang Zhou</i>	

Session 3.2 Multiprocessors and Systems-on-Chip

Chair: Huiyang Zhou, University of Central Florida

Dynamic Co-Processor Architecture for Software Acceleration on CSoCs	<u>127</u>
<i>Abhishek Mitra, Zhi Guo, Anirban Banerjee and Walid Najjar</i>	
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks	<u>134</u>
<i>Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin Li and Li-Shiuan Peh</i>	

A Performance and Power Analysis of WK-Recursive and Mesh Networks for Network-on-Chips.....	142
<i>Dara Rahmati, Abbas Eslami Kiasari, Shaahin Hessabi and Hamid Sarbazi-Azad</i>	
Perceptron Based Consumer Prediction in Shared-Memory Multiprocessors	148
<i>Sean Leventhal and Manoj Franklin</i>	

Session 3.3 Robust and Low-Power Design Styles

Chair: Larry Clark, Arizona State University

A Design Approach for Fine-grained Run-Time Power Gating using Locally Extracted Sleep Signals.....	155
<i>Kimiyoshi Usami and Naoaki Ohkubo</i>	
Design Methodology of Regular Logic Bricks for Robust Integrated Circuits.....	162
<i>Kim Yaw Tong and Lawrence Pileggi</i>	
An Active Decoupling Capacitance Circuit for Inductive Noise Suppression in Power Supply Networks....	168
<i>Sanjay Pant and David Blaauw</i>	
Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles	174
<i>Zhiyi Yu and Bevan Baas</i>	

~~~ Session 4 ~~~

Session 4 Special Session on Interconnect

Chair: Kee Sup Kim, Intel

Scale in Chip Interconnect requires Network Technology	180
<i>Enno Wein</i>	
Interconnect Considerations For High Performance Network on Chip Designs.....	187
<i>Uri Cummings</i>	
Addressing Multicore Communication Challenges Using NoC Technology	188
<i>Drew Wingard</i>	

~~~ Session 5 ~~~

Session 5.1 Hardware and Software Scheduling Techniques

Chair: Jiangjiang Liu, Lamar University

Clustering-Based Microcode Compression.....	189
<i>Edson Borin, Mauricio Breternitz Jr., Youfeng Wu and Guido Araujo</i>	
Improving Scalability and Complexity of Dynamic Scheduler through Wakeup-Based Scheduling.....	197
<i>Kuo-Su Hsiao and Chung-Ho Chen</i>	
An Enhancement for a Scheduling Logic Pipelined over two Cycles.....	203
<i>Ruben Gran, Enric Morancho, Angel Olive and Jose M. Llaberia</i>	

Session 5.2 Nanoscale Modeling + Synthesis

Chair: Azita Emami, Columbia University

Steady and Transient State Analysis of Gate Leakage Current in Nanoscale CMOS Logic Gates	210
<i>Saraju Mohanty and Elias Kougiianos</i>	

Efficient Transistor-Level Sizing Technique under Temporal Performance Degradation due to NBTI	216
<i>Kunhyuk Kang, Haldun Kufluoglu, Muhammad Ashrafal Alam and Kaushik Roy</i>	
Interconnect Matching Design Rule Inferring and Optimization through Correlation Extraction.....	222
<i>Andrew Kahng and Rasit Topaloglu</i>	

Session 5.3 Power Issues in Test

Chair: Rob Aitken, ARM

Power-Constrained SOC Test Schedules through Utilization of Functional Buses.....	230
<i>Fawnizu Azmadi Hussin, Tomokazu Yoneda, Alex Orailoglu and Hideo Fujiwara</i>	
RTL Scan Design for Skewed-Load At-speed Test under Power Constraints.....	237
<i>Ho Fai Ko and Nicola Nicolici</i>	
Power Droop Testing	243
<i>Ilia Polian, Alejandro Czutro, Sandip Kundu and Bernd Becker</i>	
A Highly-Guided X-Filling Method for Effective Low-Capture-Power Scan Test Generation	251
<i>Xiaoqing Wen, Kohei Miyase, Tatsuya Suzuki, Yuta Yamato, Seiji Kajihara, Laung-Terng Wang and Kewal Saluja</i>	

~~~ Session 6 ~~~

Session 6 Special Session on Hardware Equivalence

Chair: Carl Pixley, Synopsys

Scalable Sequential Equivalence Checking across Arbitrary Design Transformations.....	259
<i>Jason Baumgartner, Hari Mony, Viresh Paruthi, Robert Kanzelman and Geert Janssen</i>	
Seqver : A Sequential Equivalence Verifier for Hardware Designs	267
<i>Daher Kaiss, Silvan Goldenberg, Ziyad Hanna and Zurab Khasidashvili</i>	
High-Level vs. RTL Combinational Equivalence: An Introduction	274
<i>Alan Hu</i>	

~~~ Session 7 ~~~

Session 7.1 Functional Verification---Advances and Applications

Chair: Jason Baumgartner, IBM

Implicit Search-Space Aware Cofactor Expansion: A Novel Preimage Computation Technique.....	280
<i>Kameshwar Chandrasekar and Michael Hsiao</i>	
Requirements and Concepts for Transaction Level Assertions.....	286
<i>Wolfgang Ecker, Volkan Esen, Michael Hull, Thomas Steininger and Michael Velten</i>	
Adding Debug Enhancements to Assertion Checkers for Hardware Emulation and Silicon Debug	294
<i>Marc Boulé, Jean-Samuel Chenard and Zeljko Zilic</i>	
Simulation-based Functional Test Justification Using a Boolean Data Miner.....	300
<i>Charles H.-P. Wen, Onur Guzey and Li-C. Wang</i>	

Session 7.2 Application Specific Processing Elements

Chair: Jamil Kawa, Synopsys

FPGA Implementation of High Speed FIR Filters Using Add and Shift Method.....	308
<i>Shahnaz Mirzaei, Anup Hosangadi and Ryan Kastner</i>	
FPGA-based Design of a Large Moduli Multiplier for Public-Key Cryptographic Systems	314
<i>Osama Al-Khaleel, Chris Papachristou, Frank Wolff and Kiamal Pekmestzi</i>	
Split-Row: A Reduced Complexity, High Throughput LDPC Decoder Architecture	320
<i>Tinoosh Mohsenin and Bevan Baas</i>	
An Efficient, Scalable Hardware Engine for Boolean SATisfiability.....	326
<i>Mandar Waghmode, Kanupriya Gulati, Sunil Khatri and Weiping Shi</i>	

Session 7.3 Physical Design

Chair: Saurabh Adya, Synplicity

Power/Ground Supply Network Optimization for Power-Gating.....	332
<i>Hailin Jiang and Malgorzata Marek-Sadowska</i>	
A Pattern Generation Technique for Maximizing Power Supply Currents.....	338
<i>Kunal Ganeshpure, Alodeep Sanyal and Sandip Kundu</i>	
Partial Functional Manipulation Based Wirelength Minimization	344
<i>Avijit Dutta and David Z. Pan</i>	
Iterative-Constructive Standard Cell Placer for High Speed and Low Power	350
<i>Sungjae Kim and Eugene Shragowitz</i>	

~~~ Session 8 ~~~

Session 8.1 Design Techniques and Methods

Chair: Mauricio Breternitz Jr., Intel

Generic Architecture Description for Retargetable Compilation and Synthesis of Application-Specific Pipelined IPs.....	356
<i>Bitu Gorjiara, Mehrdad Reshadi and Daniel Gajski</i>	
Assertion-Based Microarchitecture Design for Improved Fault Tolerance	362
<i>Vimal Reddy, Ahmed Al-Zawawi and Eric Rotenberg</i>	
High-Speed Factorization Architecture for Soft-Decision Reed-Solomon Decoding.....	370
<i>Xinmiao Zhang</i>	

Session 8.2 System On Chip Design

Chair: Roozbeh Jafari, UC Berkeley

Guiding Architectural SRAM Models	376
<i>Banit Agrawal and Timothy Sherwood</i>	
A System-level Network-on-Chip Simulation Framework Integrated with Low-level Analytical Models....	383
<i>Jinwen Xi and Peixin Zhong</i>	

Reliability Support for On-Chip Memories Using Networks-on-Chip	389
<i>Federico Angiolini, David Atienza, Srinivasan Murali, Luca Benini and Giovanni De Micheli</i>	
Task Merging for Dynamic Power Management of Cyclic Applications in Real-Time Multiprocessor Systems	397
<i>Qinru Qiu, Shaobo Liu and Qing Wu</i>	

Session 8.3 Power-Efficient Systems

Chair: Dan Sorin, Duke University

A Capacity Co-allocation Configurable Cache for Low Power Embedded Systems.....	405
<i>Chuanjun Zhang</i>	
System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors	411
<i>Xiaofang Wang, Sotirios Ziavras and Jie Hu</i>	
Improving Power and Data Efficiency with Threaded Memory Modules	417
<i>Frederick A. Ware and Craig Hampel</i>	

~~~ Session 9 ~~~

Session 9.1 Improving Test Quality

Chair: Yervant Zorian, Virage Logic Corp.

A New Class of Sequential Circuits with Acyclic Test Generation Complexity	425
<i>Chia Yee Ooi and Hideo Fujiwara</i>	
Efficient Testing of RF MIMO Transceivers Used in WLAN Applications	432
<i>Erkan Acar and Sule Ozev</i>	
A Theory of Error-Rate Testing.....	438
<i>Shideh Shahidi and Sandeep Gupta</i>	
Generating Compact Robust and Non-Robust Tests for Complete Coverage of Path Delay Faults Based on Stuck-at Tests	446
<i>Dong Xiang, Kaiwei Li, Hideo Fujiwara and Jianguang Sun</i>	

Session 9.2 Architectural Synthesis

Chair: Anup Hosangadi, Cadence

Stochastic Dynamic Thermal Management: A Markovian Decision-based Approach.....	452
<i>Hwisung Jung and Massoud Pedram</i>	
Design and Implementation of Software Objects in Hardware.....	458
<i>Fu-Chiung Cheng and Hung-Chi Wu</i>	
An Accurate Energy Estimation Framework for VLIW Processor Cores	464
<i>Sourav Roy, Rajat Bhatia and Ashish Mathur</i>	

~~~ Session 10 ~~~

**Session 10.1 Design Practice**

---

---

Chair: Steve Keckler, University of Texas at Austin

|                                                                                                 |     |
|-------------------------------------------------------------------------------------------------|-----|
| Design and Implementation of the TRIPS Primary Memory System .....                              | 470 |
| <i>Simha Sethumadhavan, Robert McDonald, Rajagopalan Desikan, Doug Burger and Steve Keckler</i> |     |
| Implementation and Evaluation of On-Chip Network Architectures .....                            | 477 |
| <i>Paul Gratz, Changkyu Kim, Robert McDonald, Steve Keckler and Doug Burger</i>                 |     |
| Microarchitecture and Performance Analysis of Godson-2 SMT Processor .....                      | 485 |
| <i>Zusong Li, Xianchao Xu, Weiwu Hu and Zhimin Tang</i>                                         |     |
| Patching Processor Design Errors .....                                                          | 491 |
| <i>Satish Narayanasamy, Bruce Carneal and Brad Calder</i>                                       |     |

**Session 10.2 Architectural Support for Error Protection**

---

---

Chair: Eric Rotenberg, NC State University

|                                                                                       |     |
|---------------------------------------------------------------------------------------|-----|
| Choosing an Error Protection Scheme for a Microprocessor's L1 Data Cache.....         | 499 |
| <i>Nathan Sadler and Daniel Sorin</i>                                                 |     |
| Architectural Support for Run-Time Validation of Control Flow Transfer .....          | 506 |
| <i>Yixin Shi, Sean Dempsey and Gyungho Lee</i>                                        |     |
| Pesticide: Using SMT Processors to Improve Performance of Pointer-Bug Detection ..... | 514 |
| <i>Jin-Yi Wang, Yen-Shiang Shue, T N Vijaykumar and Saurabh Bagchi</i>                |     |

~~~ Session 11 ~~~

Session 11 Special Session on Nanotechnology (II)

Chair: Pranav Ashar, Real Intent Inc.

| | |
|--|-----|
| Trends and Future Directions in Nano Structure Based Computing and Fabrication | 522 |
| <i>R. Iris Bahar</i> | |

| | |
|---------------------------|------------|
| Author Index | A-1 |
|---------------------------|------------|